Re: [myhdl-list] Is there something in MyHDL equivalent to Verilog's OOMR?

[Jan D. <ja...@ja...>]

On 01/21/2015 11:45 PM, Robert Peruzzi wrote:

> MyHDL is the tool of choice of my new client – for digital design and
> verification.  My task is to use MyHDL for modeling analog and
> mixed-signal blocks, and tie them into a full chip and its testbench.
> To do so, I need to find the MyHDL equivalent of Verilog’s “out of
> module reference” (OOMR).  After a few hours searching, I have not
> found it.

Assuming the signals are special so that you can plan for them,
you could put them in a separate module, and import that module
wherever you need those signals.

Jan

-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
     Python as a HDL: http://www.myhdl.org
     VHDL development, the modern way: http://www.sigasi.com
     World-class digital design: http://www.easics.com