Re: [myhdl-list] Is there something in MyHDL equivalent to Verilog's OOMR?

[Robert P. <bpe...@xt...>]

Chris,
Email collision.  I didn't see this, which arrived just before I hit "Send"
a moment ago.  
Thanks,
Bob P.

-----Original Message-----
From: Christopher Felton [mailto:chr...@gm...] 
Sent: Thursday, January 22, 2015 11:40 AM
To: myh...@li...
Subject: Re: [myhdl-list] Is there something in MyHDL equivalent to
Verilog's OOMR?

On 1/21/2015 4:45 PM, Robert Peruzzi wrote:
> Today I heard the word "MyHDL" for the first time!
<snip>
>  Verilog, unlike VHDL, has no concept of real ports or wires, so I 
> write the module receiving the analog signal to look inside the source
module via OOMR.
>

Note, if you are modeling in Python/MyHDL there are no limitations on the
ports.  The OOMR type approach is probably not what you want in this case.
This is a very important point, if you are modeling you have lot of
flexibility!

I put together a simple example:
http://nbviewer.ipython.org/github/cfelton/musicbox_simple/blob/master/analo
g_model.ipynb

If you use object for all your models you can access all the object
attributes just like OOMR.

Regards,
Chris





----------------------------------------------------------------------------
--
New Year. New Location. New Benefits. New Data Center in Ashburn, VA.
GigeNET is offering a free month of service with a new server in Ashburn.
Choose from 2 high performing configs, both with 100TB of bandwidth.
Higher redundancy.Lower latency.Increased capacity.Completely compliant.
http://p.sf.net/sfu/gigenet
_______________________________________________
myhdl-list mailing list
myh...@li...
https://lists.sourceforge.net/lists/listinfo/myhdl-list