Re: [myhdl-list] MEP - keep hierarchy in conversion
Brought to you by:
jandecaluwe
From: Per K. <bas...@gm...> - 2013-10-03 19:20:11
|
Here is the answer from an experienced (and currently active) back-end engineer who has worked at a couple of the major ASIC houses, but who wishes to keep his name out of internet flame wars: "Support for un-floorplanned netlists is actually fairly good in some layout tools. With a simple block you can get a decent initial result. If the block is simple enough it is actually possible that the block converges! So in that sense you can say that in special cases you don't need manual floor planning. If you don't understand why floorplanning is required for a complex block, you are not qualified to discuss the matter." On Thu, Oct 3, 2013 at 7:07 PM, Per Karlsson <bas...@gm...>wrote: > I'll see if I can get a real implementation engineer to weigh in. > > > On Thu, Oct 3, 2013 at 6:57 PM, Jan Decaluwe <ja...@ja...> wrote: > >> On 10/02/2013 08:46 AM, Per Karlsson wrote: >> >> > Saying "back-end tools need to improve", is like putting off getting >> > a bike because soon we are all gonna have flying cars. Back end tools >> > have needed to improve for decades. (And they have, but designs have >> > grown faster.) >> >> You make it sound like it is already proven and clear to anyone >> that floorplanning is essential. That is exactly what I am >> questioning here. Absent credible evidence, it is equally >> possible that you *think* it is essential because you never >> tried the alternative. >> >> Sorry to sound sceptical, but I have seen that so many times >> in my HDL career. The scientific approach, based on rational >> argument and experiments seems to be the exception not the >> rule. >> >> -- >> Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com >> Python as a HDL: http://www.myhdl.org >> VHDL development, the modern way: http://www.sigasi.com >> World-class digital design: http://www.easics.com >> >> >> ------------------------------------------------------------------------------ >> October Webinars: Code for Performance >> Free Intel webinars can help you accelerate application performance. >> Explore tips for MPI, OpenMP, advanced profiling, and more. Get the most >> from >> the latest Intel processors and coprocessors. See abstracts and register > >> >> http://pubads.g.doubleclick.net/gampad/clk?id=60134791&iu=/4140/ostg.clktrk >> _______________________________________________ >> myhdl-list mailing list >> myh...@li... >> https://lists.sourceforge.net/lists/listinfo/myhdl-list >> > > |