Re: [myhdl-list] MyHDL : The Case for a Better HDL
Brought to you by:
jandecaluwe
From: Christopher F. <chr...@gm...> - 2012-09-17 02:07:33
|
On 9/16/12 7:16 PM, Werner Thie wrote: > Hi all > > ..snip.. >>>> Yes, I have been invited by Max Maxfield to become a blogger >>>> on that site. I was looking for a good forum to tell >>>> "the MyHDL story" for some time, and this looks ideal. It >>>> should give us visibility and spur some interesting >>>> discussions :-) >>>> >>>> I'll try to blog every 2 weeks or so. >>>> >>> >>> Has anyone else read the blog on APP? Anyone read the comments? > > Yes, thumbs up and continue > > ..snip.. >> After using myhdl for some time now i really would not want to switch back >> to vhdl or systemC or systemVerilog. >> I think the reason is that when i write in myhdl i have to remember way >> less syntax and function calls with parameters (like with which types can >> i use with to_unsigned(..) function,is a bitwidth needed?, or how to use >> the shift_left(..) function, which types does the function needs,etc..) >> So i actually can write hardware code without visiting "google" and or >> different manuals every once and a while. > > I believe, that the feeling of 'not wanting to go back' has a lot to do > with the investment which goes with whatever tool you choose, > investments oftentimes so big, that you're locked in. Which is exactly > the strategy of the guys selling tools, luring people into their nets, > entangle them such, that there is no way out anymore. Happened in CAD > software, it's also happening in the HDL sector, with all the IDE's and > basic stuff being free, but if you want to access certain features then > you'll bleed, which all the more make those being entangled advocates of > whatever they're hooked into. > I partially agree with this but I don't see it as much as a "don't go back" but more of a "why learn something else/new". In my opinion MyHDL/Python is different. I have seen enough folks try to learn some other HDL technology and not adopt it, e.g. someone who knows Verilog learning VHDL or vise-vera. I also see people put significant resources into learning SV, convertible Matlab subset, e, bluespec, SystemC, etc. Each of those has different utility but we are talking about the time invested to learn a technology. I am sure their are those that have put some effort into MyHDL and have not reaped dividends. But, I think that is a different case, the folks that have tried MyHDL and failed are typically not digital system designers or prior HDL professionals. Regards, Chris |