Re: [myhdl-list] toVerilog and kwargs

[Jan D. <ja...@ja...>]

On 08/10/2012 02:37 PM, Per Karlsson wrote:
> Hm, without kwargs in toVerilog I still don't see how I can make a
> parametrized design for conversion in pure MyHDL without a
> preprocessor that generates the MyHDL code for the toplevel (which in
> all fairness would be fine I guess).
>
> Let's say I want to make a design that can realize chips with between
> 0 and 64 PCI-Express interfaces. How can I write that parametrized
> top module in MyHDL?

That is not a problem at all.

Once again, the only problem is conversion. Let me ask a question
in return: how would you deal with the parametrization in VHDL/Verilog?

> ps. I haven't looked at the source code yet so I shouldn't venture
> into that discussion, but what is keeping us from looking into the
> kwarg dictionary for the port names?

Could be done at first sight, but it might be strange to
support kwarg and not vararg.

-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
     Python as a HDL: http://www.myhdl.org
     VHDL development, the modern way: http://www.sigasi.com
     World-class digital design: http://www.easics.com