Re: [myhdl-list] Migen logic design toolbox - now with simulator

[Jan D. <ja...@ja...>]

On 03/19/2012 01:17 PM, Bob Cunningham wrote:
> On 03/19/2012 01:26 AM, Jan Decaluwe wrote:

>> 2) for the synthesizable logic it is desirable to push the
>> abstraction level as high as possible for productivity reasons.
>
> Can you provide some simple examples where such complexity is
> required?

Yes, look at the examples in the MyHDL by Example section.

http://www.myhdl.org/doku.php/cookbook

> Why are these simple examples impossible to effectively design
> without explicitly handling such complexity?

You tell me, e.g. after trying the cookbook examples with Migen.

> At what point should a non-EE hobbyist newcomer to digital design
> become concerned about such complexity?

Right from the start.

> Do you think very many non-EE FPGA hobbyists would need to reach this
> level of complexity?

Yes, all of them. FPGA's are huge. And it's not *that* difficult
also. Non-EE FPGA hobbyists may have the advantage that they don't
think in terms of gates and FFs all the time.

> Do you believe tools can and should help mitigate exposure to such
> complexity?

Yes, that is one goal of MyHDL.


-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
     Python as a HDL: http://www.myhdl.org
     VHDL development, the modern way: http://www.sigasi.com
     World-class digital design: http://www.easics.com