Re: [myhdl-list] Migen logic design toolbox - now with simulator
Brought to you by:
jandecaluwe
From: Bob C. <fl...@gm...> - 2012-03-19 12:17:49
|
On 03/19/2012 01:26 AM, Jan Decaluwe wrote: > On 03/19/2012 01:19 AM, Bob Cunningham wrote: > >> Would you please define what you mean when you repeatedly use the >> phrases "serious digital design" and "serious design" in your posts? >> >> Please be clear and concise. State what is and is not "serious >> digital design" according to your definition of the phrase. Try to >> make your point without using that phrase. >> >> You are throwing those phrases around as if they were self-obvious >> and self-justifying. They most certainly are not! What do they mean >> to you? >> >> What do you believe those phrases should mean to me? > But of course. Clarity and conciseness: every poster should > keep it in mind. BTW, asking the question once is enough. > > With the word "serious" I refer to design work with a > complexity level that is such that > > 1) test bench modeling, high-level modeling and > verification will make up the bulk of the work; > > 2) for the synthesizable logic it is desirable to push > the abstraction level as high as possible for > productivity reasons. Can you provide some simple examples where such complexity is required? Why are these simple examples impossible to effectively design without explicitly handling such complexity? At what point should a non-EE hobbyist newcomer to digital design become concerned about such complexity? Do you think very many non-EE FPGA hobbyists would need to reach this level of complexity? Do you believe tools can and should help mitigate exposure to such complexity? -BobC |