Re: [myhdl-list] arithmetic trouble

[Jan D. <ja...@ja...>]

Neal Becker wrote:

>>
> 
> I suppose (not tested) that using systemverilog cast on the operands before 
> the operation to cast to the wider result type would fix it?

Probably yes. How does this work, like resize in VHDL?

Jan


-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
    Python as a HDL: http://www.myhdl.org
    VHDL development, the modern way: http://www.sigasi.com
    Analog design automation: http://www.mephisto-da.com
    World-class digital design: http://www.easics.com