[myhdl-list] hierarchy flattening on conversion to vhdl/verilog

[Geoffrey B. <geo...@gm...>]

I'm curious about the decision to elaborate  designs before generation
of vhdl/verilog.  The loss of hierarchy seems unnecessary and makes it
harder to relate the output and input.   What was the thought process
leading to this decision ?

Geoffrey