[myhdl-list] essay about integer arithmetic
Brought to you by:
jandecaluwe
|
From: Jan D. <ja...@ja...> - 2009-03-06 11:37:34
|
This is an essay that I wanted to write for a long time.
It describes what I think is wrong with integer arithmetic
in VHDL and Verilog, and why MyHDL provides a solution.
Before releasing it to the general public, I'm interested
to hear what you think about it.
http://www.jandecaluwe.com/hdldesign/counting.html
--
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
Python as a hardware description language:
http://www.myhdl.org
|