Re: [myhdl-list] assertion error in toVerilog

[Neal B. <ndb...@gm...>]

It seems putting:
_anaylyze.py:743
               print access
                raise AssertionError

reveals:
INOUT