Re: [myhdl-list] Tristate bus to external SRAM

[Jan D. <ja...@ja...>]

George Pantazopoulos wrote:
>>At some point I would like to take some time to think thorougly
>>about tristates and inouts and come up with a satisfactory
>>solution, hopefully based on user inputs and feedback.
>>Currently, I'm focussed on getting toVHDL on track
>>and right - which offers more than enough brain teasers :-)
>>
>>  
> 
> Hi Jan,
> 
> Looks like you've been on a roll with toVHDL! I'm looking forward to 
> trying out 0.6dev3 with its signed support.

It's available now.

> 
> I'm planning a HD44780-based LCD interface for the growing MyHDL IP 
> library. I think this is a necessary and useful addition with a lot of 
> popular appeal. To achieve my design goals, I'll need some 
> bidirectional/tristate support. How's that coming along? :-) Can I help 
> somehow?

I'll no longer try to release 0.6 before the year-end. Instead,
with 0.6dev3 out I now want to make some progress with myhdl.org,
so that it is up and running and stable before 0.6. After that,
I promise I'll look into the bidir/tristate functionality. I'm
sure you'll be able to help but I want to do it right and it
will take some time. I may decide to include it in 0.6.

Jan

-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
Losbergenlaan 16, B-3010 Leuven, Belgium
     From Python to silicon:
     http://myhdl.jandecaluwe.com