Re: [myhdl-list] choice of free Verilog simulator: icarus vs cver

[Jan D. <ja...@ja...>]

George Pantazopoulos wrote:
> Hi Jan,
> 
>    Did cver overthrow icarus Verilog for the title of Officially
> Sanctioned Verilog Simlator now?

No - I've had issues with both and want to use both for increased
confidence (in the MyHDL convertor).

> How much does the choice matter?

Depends on what you're doing with which version :-)

When I introduced support for 'signed' in the Verilog conversion,
I inevitably ended up in some of the darkest corners of the
Verilog language. Not unexpectedly, the simulators behaved
differently and it turned out that Icarus (0.8) had bugs.

To be sure, I filed bug reports, they were acknowledged, and
have been reported to be fixed by now. At that time I continued
with cver to make progress.

Cver may seem more robust, but has its issues also. E.g. the
'RandomScrambler' test takes ages with cver (unacceptably long),
but not with Icarus.

Probably it's time for me to upgrade my installations. But
since I'm doing VHDL these days ... (GHDL seems to work
very well, by the way.)

Jan

-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
Losbergenlaan 16, B-3010 Leuven, Belgium
     From Python to silicon:
     http://myhdl.jandecaluwe.com