[myhdl-list] Tristate bus to external SRAM
Brought to you by:
jandecaluwe
From: George P. <ge...@ga...> - 2006-08-30 18:47:39
|
Hi all, I'm gettin' hungry to do some more FPGA stuff again. Could anyone give me some pointers on how a tristate data bus could be implemented in myHDL? Thanks, George Pantazopoulos http://www.gammaburst.net |