[myhdl-list] Tristate bus to external SRAM

[George P. <ge...@ga...>]

Hi all,

   I'm gettin' hungry to do some more FPGA stuff again. Could anyone give
me some pointers on how a tristate data bus could be implemented in
myHDL?

Thanks,
George Pantazopoulos
http://www.gammaburst.net