[myhdl-list] Interfacing to existing Verilog/VHDL

[George P. <ge...@ga...>]

Hi all,
     Is it possible for me to connect (at the python level) my 
myHDL-generated Verilog with some pre-existing Verilog/VHDL code (eg. 
from OpenCores)?

Thanks,
George