[myhdl-list] Re: Opencores project

[David B. <dav...@fr...>]

Guenter,

If there is some toVerilog usage in the MyHDL description, just forget it=
. It
was a trial and I will clean that in the next release. I realized that I =
was
using much too complex structures in order for toVerilog to translate the=
m
(multi-dimensional arrays, list of instanciations...). I started writing =
a
toVHDL equivalent to toVerilog because I know what I want to be translate=
d and
I'm more familiar in VHDL than in Verilog, but I'm not finished with it a=
nd I
thought that a synthezisable description of the project would be more use=
full,
so that's why I translated it by hand in VHDL. Also, my toVHDL translator=
 was
not so clean and as Jan said, it is important to start with a clean spec =
of the
things that should be translated and the things that should not. So I wil=
l need
to spend more time on the toVHDL translator.
From my experience the current toVerilog cannot be used in a real project=
. But
it can be easily improved by adding more and more features.

Regards,

David.



Selon Guenter Dannoritzer <dan...@we...>:

> David Brochart wrote:
>
> > All,
> >
> > I have posted a project on Opencores. It is a MyHDL model of a turbo
> decoder,
> > still at an early stage of development. You might want to check it ou=
t at:
> > http://www.opencores.org/projects/turbocodes/
> >
> > Regards,
> >
> > David.
> >
>
> David,
>
> I looked into you project to study MyHDL and recognized that there is
> some toVerilog usage, but in the description it does not say anything
> that the MyHDL implementation is able to generate Verilog code. Also yo=
u
> added the VHDL synthesizeable code.
>
> Did you need the code in VHDL or was there some other reason not to use
> the toVerilog?
>
> From you experience how well can the toVerilog be used to generate
> Verilog code?
>
> I saw in a different thread that it is not possible to generate lists o=
f
> Signals. Is there a different way to model Verilog generateable memory?
>
> Thanks for you thoughts.
>
> Guenter
>
>
>
>
>
> -------------------------------------------------------
> SF.Net email is sponsored by: Discover Easy Linux Migration Strategies
> from IBM. Find simple to follow Roadmaps, straightforward articles,
> informative Webcasts and more! Get everything you need to get up to
> speed, fast. http://ads.osdn.com/?ad_id=3D7477&alloc_id=3D16492&op=3Dcl=
ick
> _______________________________________________
> myhdl-list mailing list
> myh...@li...
> https://lists.sourceforge.net/lists/listinfo/myhdl-list
>