[myhdl-list] ImpulseC generated VHDL files being tested by MyHDL
Brought to you by:
jandecaluwe
From: David B. <dav...@ya...> - 2008-11-03 04:27:31
|
To All, I was wondering if it is feasible to utilize MyHDL and Python to develop a simulation environment for VHDL files being generated by ImpulseC? Such as if I develop, lets say an FIR filter is developed by ImpulseC generated VHDL files. Can I then develop a python program with MyHDL to develop a simulated environment, where that particular FIR filter is being utilized within lets say as a component within a wireless modem operating within a Humvee in arid desert conditions? This type of simulation is known as developing a test vector. I was wondering if this is possible with Python and MyHDL? Thanks, David Blubaugh |