Re: [myhdl-list] newb question

[Jan D. <ja...@ja...>]

Christopher L. Felton wrote:
> 
>>
>> In general, I would recommend to write a wiki page with considerations
>> and specs before implementing anything significant, so that others
>> can review it and perhaps help with specification and implementation.
>>
>> Jan
> 
> 
> I as contemplating creating a wiki page to start off a possible intbv 
> optimization page.  At first I simply wanted to add a small (emphasis on 
> small) design example with profiling and the results.  
> 
> While trying to do this I ran into an issue, maybe someone can point out 
> what I am doing wrong!  I created a simple sequential multiplier that I 
> thought would be an ok model for exercising intbv.
> 
> Note the following isn't complete, but hopefully it will convey the 
> issue.  The following is a very basic sequential multiplier, does a 
> magnitude multiplication and then does a 2's compliment at the end if 
> the answer should be negative.  The fist time my 2's compliment code 
> simulates and coverts fine.  But the 2's complement conversion towards 
> the bottom fails??  Any suggestions?  

I tried to duplicate the problem. The Verilog conversion fails on the
use of operator ~ on intbv's that may be negative (so it says.) Before
trying to remember why that might be - is that the problem that you are
seeing also?

-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
Kaboutermansstraat 97, B-3000 Leuven, Belgium
     From Python to silicon:
     http://myhdl.jandecaluwe.com