This project aims to provide a Tcl/Tk compile script for ModelSim, a VHDL simulator. It shall comprise easy (re-) compilation and simulation of VHDL models. Furthermore, the Tcl/Tk script shall be highly configutable to easily adopt it to new projects.
Follow ModelSim script
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of ModelSim script!