Hi.
Common way to OC mobos with subj is to change M, N and Divider. Formally its work, but BCLK in ~130-135MHz only can. It looks like lost something synq. But datasheet contains many times words "free run" and "test mode". There is https://www.hardwareluxx.de/community/f139/review-hi-z-clock-statt-bclk-sockel-1366-1156-a-1085378.html shows how to switch to test mode and get true free bclk. i have tyan s7020 dual 1366 with subj. i try to change bits with "free" and "test" in description but no success. Two ways - nothing changes or stop work. I have no knowledge about what i do and can not get more info than in datasheet.
Can anybody tell is it right to use "test mode"?
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Hi.
Common way to OC mobos with subj is to change M, N and Divider. Formally its work, but BCLK in ~130-135MHz only can. It looks like lost something synq. But datasheet contains many times words "free run" and "test mode". There is https://www.hardwareluxx.de/community/f139/review-hi-z-clock-statt-bclk-sockel-1366-1156-a-1085378.html shows how to switch to test mode and get true free bclk. i have tyan s7020 dual 1366 with subj. i try to change bits with "free" and "test" in description but no success. Two ways - nothing changes or stop work. I have no knowledge about what i do and can not get more info than in datasheet.
Can anybody tell is it right to use "test mode"?
How to run this tool on ubuntu??