JavaRock

Brought to you by: miyox

Downloads: 0 This Week

Last Update: 2013-12-16

Add to Preferred Sources

JavaRock is a project to develop a compiler from java to vhdl, which enables hardware design by java.

Developping JavaRock is over, and the project continues in Synthesijer http://synthesijer.sourceforge.net .
Like JavaRock, Synthesijer also aims to develop a compiler from Java to VHDL, which enables hardware design by Java. In addition, Synthesijer generates Verilog HDL and aims to implement advanced features such as optimization, graphical tools, and so on.

Project Activity

See All Activity >

Follow JavaRock

JavaRock Web Site

Other Useful Business Software

Custom VMs From 1 to 96 vCPUs With 99.95% Uptime Icon

Custom VMs From 1 to 96 vCPUs With 99.95% Uptime

General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.

Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.

Start Free

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of JavaRock!

Additional Project Details

Registered

2011-07-14

Report inappropriate content

Build Agents and Models on One Platform

Everything you need to build production-ready agents and models. Access 200+ Google and third-party AI models and tools.

Gemini Enterprise Agent Platform is Google Cloud's comprehensive platform for developers to build, scale, govern, and optimize agents and models. Choose from Google's most advanced models and third-party models like Anthropic's Claude Model Family.

Start Free

Recommended Projects

Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
Qfsm
A graphical Finite State Machine (FSM) designer.
VHDLC
VHDLC is a VHDL to C++ translator aiming at full VHDL '93 compliance. It provides the translator and supporting VHDL libraries for the target host C++ compiler.
Clash
Haskell to VHDL/Verilog/SystemVerilog compiler
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.