|
From: David F. <fa...@go...> - 2018-01-26 19:27:15
|
Excellent, thanks!
On Fri, Jan 26, 2018 at 11:02 AM, Martin Whitaker <
ic...@ma...> wrote:
> David Fang via Iverilog-devel wrote:
>
>> Hi all,
>>
>> Clang analysis tools have identified the following snippet of code as
>> error-prone, in eval_tree.cc near line 712:
>>
>> for (unsigned idx = cnt ; idx < rv.len() ; idx += 1) {
>> if (rv.get(idx) != pad)
>> res = verinum::V0;
>> break;
>> }
>>
>> The break statement is unconditional, due to missing if open-brace, and
>> thus the for-loop executes at most once. Is this a bug?
>>
>
> It is a bug. It's already been fixed in git, in both the master and the
> v10 branch.
>
> ------------------------------------------------------------
> ------------------
> Check out the vibrant tech community on one of the world's most
> engaging tech sites, Slashdot.org! http://sdm.link/slashdot
> _______________________________________________
> Iverilog-devel mailing list
> Ive...@li...
> https://lists.sourceforge.net/lists/listinfo/iverilog-devel
>
|