[Iverilog-devel] vec4-stack branch, and the vvp rework

[Stephen W. <st...@ic...>]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1


A little while ago I took on a redesign of the handling of vectors
in the vvp run-time. For those of you in the know, the idea is to
replace the flat thread vector space with a vector stack. The intent
is to remove some vector length constraints and to allow for some
theoretical performance improvements.

That work is in the vec4-stack branch. Almost all of the regression
test now works with the new branch and I want to start building up
confidence in it by putting it out there for the more daring of you
to try out.

The intent is that version perform better then the existing style,
but those performance benefits are almost surely not realized yet.
I will be doing some profiling soon and really tackling execution
times, but if you have any feedback there, that would be good, too.

Right now, however, I'm mostly interested in quality of the results.
Did I introduce any new bugs? There are a very few that I see in
the ivtest results, but I would like to hear about any new bugs.

Thanks,
- -- 
Steve Williams                "The woods are lovely, dark and deep.
steve at icarus.com           But I have promises to keep,
http://www.icarus.com         and lines to code before I sleep,
http://www.picturel.com       And lines to code before I sleep."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2

iEYEARECAAYFAlRlT5wACgkQrPt1Sc2b3im5XwCfahimBgWhFZorOYIQGRpYfikL
rT4An16enYKeG5BD/cVCzflCxoT7paSy
=okya
-----END PGP SIGNATURE-----