Re: [Iverilog-devel] using -s to define top module gets error

[Lonnie L G. <lg...@sr...>]

I rechecked and when I switched from the directory for top_sim to just the
file I wasn't including it. So I added the dir back and did -s top_sim. With
that  it compiled and ran correct. 

 

Thanks

 

 

 

 

From: Cary R. [mailto:cy...@ya...] 
Sent: Wednesday, August 13, 2014 12:42 PM
To: Discussions concerning Icarus Verilog development
Subject: Re: [Iverilog-devel] using -s to define top module gets error

 

Are you 100% sure the top_sim.v file is actually being loaded by Icarus? How
are you loading it? For the most part -s should never be needed.

 

Cary

 

On Wednesday, August 13, 2014 10:34 AM, Lonnie Gliem
<lg...@sr...> wrote:

 

It is top_sim




On Aug 13, 2014, at 11:32 AM, Iztok Jeras <izt...@gm...> wrote:

Just in case, did you check the module name inside top_sim.v is it top_sim
or is it different?

 

On 13 August 2014 18:28, Lonnie L Gliem <lg...@sr...> wrote:

So I changed it to just the name of the file top_sim.v

error: Unable to find the root module "top_sim" in the Verilog source.
     : Perhaps ``-s top_sim.v'' is incorrect?
1 error(s) during elaboration.

Then I tried just top_sim

error: Unable to find the root module "top_sim" in the Verilog source.
     : Perhaps ``-s top_sim'' is incorrect?
1 error(s) during elaboration.




On Wed, 2014-08-13 at 09:23 -0700, Stephen Williams wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
>
> The "-s" takes the module name, not the path to the source file
> that contains the module.
>
> On 08/13/2014 09:11 AM, Lonnie L Gliem wrote:
> > I am having trouble in a simulation where it finds way too many
> > top
> >
> > modules. So I tried using the -s option to tell it which one is the
> > top.
> >
> >
> >
> > But I get this error.
> >
> >
> >
> > error: Unable to find the root module
> > "/export/home/lgliem/libs/libsim/ulogic_sim/top_sim.v" in the
> > Verilog
> >
> > source.
> >
> > : Perhaps ``-s
> > /export/home/lgliem/libs/libsim/ulogic_sim/top_sim.v'' is
> > incorrect?
> >
> > 1 error(s) during elaboration.
> >
> >
> >
> > The module is there so I am not sure what is wrong.
> >
> >
> >
> > Lonnie
> >
> >
> >
> >
> >
> >
----------------------------------------------------------------------------
--
> >
> >
> >
> >
> > _______________________________________________ Iverilog-devel
> > mailing list Ive...@li...
> > https://lists.sourceforge.net/lists/listinfo/iverilog-devel
> >
>
>
> - --
> Steve Williams                "The woods are lovely, dark and deep.
> steve at icarus.com <http://icarus.com/>            But I have promises to
keep,
> http://www.icarus.com <http://www.icarus.com/>          and lines to code
before I sleep,
> http://www.picturel.com <http://www.picturel.com/>        And lines to
code before I sleep."
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v2.0.19 (GNU/Linux)
>
> iEYEARECAAYFAlPrkOYACgkQrPt1Sc2b3ikw0gCgsWpEpwR+Azm5UnpjxpJ8VqBl
> aKMAnigQqyVdQO5It0x9krxICE2f0dpo
> =urWJ
> -----END PGP SIGNATURE-----
>
>
----------------------------------------------------------------------------
--
> _______________________________________________
> Iverilog-devel mailing list
> Ive...@li...
> https://lists.sourceforge.net/lists/listinfo/iverilog-devel



----------------------------------------------------------------------------
--
_______________________________________________
Iverilog-devel mailing list
Ive...@li...
https://lists.sourceforge.net/lists/listinfo/iverilog-devel

 

----------------------------------------------------------------------------
--

_______________________________________________
Iverilog-devel mailing list
Ive...@li...
https://lists.sourceforge.net/lists/listinfo/iverilog-devel

 

----------------------------------------------------------------------------
--

 

_______________________________________________
Iverilog-devel mailing list
Ive...@li...
https://lists.sourceforge.net/lists/listinfo/iverilog-devel