Re: [Iverilog-devel] system verilog syntax error.

[Lonnie L G. <lg...@sr...>]

Where do I find the git master branch?

-----Original Message-----
From: Stephen Williams [mailto:st...@ic...] 
Sent: Friday, August 01, 2014 11:20 AM
To: ive...@li...
Subject: Re: [Iverilog-devel] system verilog syntax error.

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1


That snapshto is fairly old. I should make a new snapshot.
SystemVerilog support is in active development, the latest stuff is in the
git master branch.

On 08/01/2014 09:15 AM, Lonnie Gliem wrote:
> I tried the latest snapshot: Icarus Verilog version 0.10.0 (devel)
> (s20130827)
> 
> I get the following errors from this code in an altera system verilog 
> file.
> 
> Lonnie
> 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1360: syntax error 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1360:
> error: malformed statement
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1361: syntax error 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1361:
> error: malformed statement
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1362: syntax error 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1362:
> error: malformed statement
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1363: syntax error 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1363:
> error: malformed statement
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1364: syntax error 
> /opt/altera12.1/quartus/eda/sim_lib/altera_lnsim.sv:1364:
> error: malformed statement
> 
> altera .sv file
> 
> //--------------------------------------------------------------------
> ------
>
> 
// Function Name    : strtobits
> // Description      : takes in a string where // each character
> represents a hexadecimal number, transforms that number into // 
> 4-bits, concatenates the result and returns it.
> //--------------------------------------------------------------------
> ------
>
>  function [4*MEM_INIT_STRING_LENGTH -1 : 0]  strtobits; input 
> [8*MEM_INIT_STRING_LENGTH : 1] my_string; begin
> 
> integer char_idx;  line 1361 integer bit_idx;        1362 reg[7:0]
> my_char;       1363 reg[3:0] hex_value;     1364 
> reg[4*MEM_INIT_STRING_LENGTH - 1 : 0] temp_bits;
> 
> 
> ----------------------------------------------------------------------
> --------
>
> 
Want fast and easy access to all the code in your enterprise? Index and
> search up to 200,000 lines of code with a free copy of Black Duck Code 
> Sight - the same software that powers the world's largest code search 
> on Ohloh, the Black Duck Open Hub! Try it now.
> http://p.sf.net/sfu/bds
> _______________________________________________ Iverilog-devel mailing 
> list Ive...@li...
> https://lists.sourceforge.net/lists/listinfo/iverilog-devel
> 


- -- 
Steve Williams                "The woods are lovely, dark and deep.
steve at icarus.com           But I have promises to keep,
http://www.icarus.com         and lines to code before I sleep,
http://www.picturel.com       And lines to code before I sleep."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2.0.19 (GNU/Linux)
Comment: Using GnuPG with Thunderbird - http://www.enigmail.net/

iEYEARECAAYFAlPbvhIACgkQrPt1Sc2b3inlqQCeKQDRdLiFFPDB40rgSyiI5Vau
w+UAn3QIKzdqz3xEh54jR1gATzTGpNAw
=ElWd
-----END PGP SIGNATURE-----

----------------------------------------------------------------------------
--
Want fast and easy access to all the code in your enterprise? Index and
search up to 200,000 lines of code with a free copy of Black Duck
Code Sight - the same software that powers the world's largest code
search on Ohloh, the Black Duck Open Hub! Try it now.
http://p.sf.net/sfu/bds
_______________________________________________
Iverilog-devel mailing list
Ive...@li...
https://lists.sourceforge.net/lists/listinfo/iverilog-devel