Going thru my list of workarounds to get code to compile with iverilog, I found this one without a bug report.
test.v:2: sorry: net delays not supported
module test(); wire [6:0] #(2,2) write_address_wire; endmodule
Stefan
Logged In: YES user_id=1651735 Originator: NO
Changed priority to reflect new guidelines.
Log in to post a comment.
Logged In: YES
user_id=1651735
Originator: NO
Changed priority to reflect new guidelines.