[REQ 156] Support for Byte-order

Brought to you by: davidmurray0, kock, marknoll, mjbaynes, and 2 others

#71 [REQ 156] Support for Byte-order

Status: open

Owner: martin baynes

Labels: Register (18)

Priority: 5

Updated: 2011-03-31

Created: 2011-03-31

Creator: martin baynes

Private: No

There should be support for byte order specifications.
This is required when the register width and bus widths are different.

Discussion

martin baynes - 2011-03-31

From register requirements spreadsheet @3/3/2011
DUOLOG via martin: DEFER
From Register working group @3/31/2011
'This should already be covered in interface definition, see isdata (para 5.6.2), endianess (para 6.5.1.2)',

If you would like to refer to this comment somewhere else in this project, copy and paste the following link:

Log in to post a comment.