Convert C++ software programs into synthesisable Verilog using the Clang compiler frontend to parse and SystemC for intermediates.

Project Samples

Lower do-while loops into ifs and gotos Sum numbers from 1 to 10: after transformation Sum numbers from 1 to 10: before transformation

Project Activity

See All Activity >

Categories

Code Generators, Compilers, Electronic Design Automation (EDA)

License

BSD License

Follow Inferno C++ to Verilog

Inferno C++ to Verilog Web Site

Other Useful Business Software
Your monitoring isn't a stack. It's a pile. Fix that. Icon
Your monitoring isn't a stack. It's a pile. Fix that.

Errors, performance, logs, uptime. One install, one invoice, one UI.

Replace Datadog, New Relic, and Sentry without adding three more dashboards.
Free 30 days.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Inferno C++ to Verilog!

Additional Project Details

Intended Audience

Developers, Information Technology, Science/Research

User Interface

Command-line

Programming Language

C++, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Compilers, C++ Electronic Design Automation (EDA) Software, VHDL/Verilog Code Generators, VHDL/Verilog Compilers, VHDL/Verilog Electronic Design Automation (EDA) Software

Registered

2006-10-16
Report inappropriate content