A hardware H.264 video encoder written in VHDL suited to non-interlaced IP cameras and megapixel cameras. Designed to be synthesized into an FPGA or ASIC. Fast and small. Modular. Extensible.
License
BSD LicenseFollow hardh264
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of hardh264!