Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow GPL Cver

GPL Cver Web Site

You Might Also Like
Passwordless authentication enables a secure and frictionless experience for your users | Auth0 Icon
Over two-thirds of people reuse passwords across sites, resulting in an increasingly insecure e-commerce ecosystem. Learn how passwordless can not only mitigate these issues but make the authentication experience delightful. Implement Auth0 in any application in just five minutes
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
2
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

User Reviews

  • Easy for use.
    1 user found this review helpful.
  • GPL Cver is a great open-source Verilog simulator.
Read more reviews >

Additional Project Details

Operating Systems

Linux, Mac

Intended Audience

End Users/Desktop, Engineering

User Interface

Console/Terminal

Registered

2009-04-24