Given a circuit described in terms of common CMOS logic gates, this is capable of minimizing logic area by repetitive examination of sets of three gates, utilizing a pre-computed lookup table of pre-optimized replacements. Reductions include XOR gates and can be extended to 3-input logic gates.
Categories
Electronic Design Automation (EDA)License
GNU Library or Lesser General Public License version 3.0 (LGPLv3)Follow Fast Tabular Local Logic Minimizer
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Fast Tabular Local Logic Minimizer!