[Flashforth-devel] changes to FF for PIC18F26K42
Brought to you by:
oh2aun
From: Peter J. <pe...@me...> - 2017-12-29 02:55:56
|
Mike, I have been looking into the changes needed for running FF on a PIC18F26K42 microcontroller. It seems that most of the changes will be just to a few of the configuration parameters (like changing the EEPROM and RAM prefixes to bc00h and c000h, respectively, to allow the 14-bit data space address) but I've come to a halt when I see that the K42 family has 128 bytes of flash write latches per row. The current flash_buf is hard-coded to 64 bytes and lives in access memory, as I understand the code. Could the FLASH_BUF section be moved to udata, after the other access variable reservations and just before the IRQ_STACK section? Are there implications for doing so? Regards, Peter J. |