Re: [Flashforth-devel] FF5.0 on PIC24FV32KA302 -- a couple of issues
Brought to you by:
oh2aun
From: Mikael N. <mik...@pp...> - 2014-04-17 14:23:31
|
I don't really understand why the UART silicon bug would cause a problem with the current FF5.0 code. The TX interrupt routine only writes one character to the TX FIFO if the TXFIFO and TX shift register are empty. In addition XOFF chars are written without checking if the TX FIFO has any space. If the PC that sends to the PIC reacts slowly on the XOFF, FF will send XOFF for every character received from the PC. But this should not fill the TX FIFO since it has 4 empty places and the RX interrupts which may send XOFF occur at the same pace that characters are sent out. Did you experience any real problem? Does the UART TX loose any characters ? Are characters lost during flash write ? BR Mike On 04/17/2014 03:10 PM, Peter Jacobs wrote: > (b) The more troublesome issue is the UART silicon bug in my revision 4 > chips. There is a work-around of not completely filling the buffer but > I think that requires fiddling with the interrupt or queue code, which > is a bit beyond my capability at the moment. I added a little bit of > code to the main program, as shown below. > > |