Thread: Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

Brought to you by: oh2aun

flashforth-devel

Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

From: Herman A. <exp...@vn...> - 2013-09-16 20:08:58

Hi Craig and Mike

The 18FxxK22 controllers are good choice, because they have several nice features. (2UARTS, 64MHz, lot of timers ...)
If you want to use them, you have to modify the ff18_usb.asm file. The main problem with the using uart, the RX enable incompatibility. These controllers use ansela, anselb, anselc, anseld instead of ansel, anselh. The new RX enable routine:
; RX enable
#ifdef ANSELH
#ifdef ANS11
		bcf		ANSELH, ANS11, A ; Enable digital RB5 for RX  
#endif
#endif

#ifdef ANSELC
#ifdef ANSC7
		BANKSEL		ANSELC
		bcf		ANSELC, ANSC7, BANKED   ; Enable digital RC7 for RX
#endif
#endif

        movlw   b'10010000'
        movwf   RCSTA, A
        bsf     PIE1, RCIE, A

You must use banked addressing, because anselc is out of range access bank!

These controllers can run 64MHz with internal oscillator with PLL, but using this feature need a modification in FF. That's why the PLL enable in config bits is uneffective for the internal oscillator.

#ifdef OSCCON
        movlw   0x70            ; Use full internal OSC frequency
        movwf   OSCCON, A
#endif
#ifdef PLL_EN			; Activate PLL
	movlw   0x40            
        movwf   OSCTUNE, A
#endif

To activate it, place the next line in 18f-main.cfg :

#define PLL_EN	\ Activate PLL from SW

I suggest to build this modifications in the FF.

BR
Attila Herman

Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

From: Mikael N. <mik...@pp...> - 2013-09-16 21:25:09

Thanks Attila,
I'll make that update.
Did you also change the clock source for the timers ?

Apparently the use if internal clock for TMR3 is not the default in 
18f2xK22.

BR Mike

On 09/16/2013 10:52 PM, Herman Attila wrote:
> Hi Craig and Mike
>
> The 18FxxK22 controllers are good choice, because they have several nice features. (2UARTS, 64MHz, lot of timers ...)
> If you want to use them, you have to modify the ff18_usb.asm file. The main problem with the using uart, the RX enable incompatibility. These controllers use ansela, anselb, anselc, anseld instead of ansel, anselh. The new RX enable routine:
> ; RX enable
> #ifdef ANSELH
> #ifdef ANS11
> 		bcf		ANSELH, ANS11, A ; Enable digital RB5 for RX
> #endif
> #endif
>
> #ifdef ANSELC
> #ifdef ANSC7
> 		BANKSEL		ANSELC
> 		bcf		ANSELC, ANSC7, BANKED   ; Enable digital RC7 for RX
> #endif
> #endif
>
>          movlw   b'10010000'
>          movwf   RCSTA, A
>          bsf     PIE1, RCIE, A
>
> You must use banked addressing, because anselc is out of range access bank!
>
> These controllers can run 64MHz with internal oscillator with PLL, but using this feature need a modification in FF. That's why the PLL enable in config bits is uneffective for the internal oscillator.
>
> #ifdef OSCCON
>          movlw   0x70            ; Use full internal OSC frequency
>          movwf   OSCCON, A
> #endif
> #ifdef PLL_EN			; Activate PLL
> 	movlw   0x40
>          movwf   OSCTUNE, A
> #endif
>
> To activate it, place the next line in 18f-main.cfg :
>
> #define PLL_EN	\ Activate PLL from SW
>
> I suggest to build this modifications in the FF.
>
> BR
> Attila Herman
>
>
>
>
> ------------------------------------------------------------------------------
> LIMITED TIME SALE - Full Year of Microsoft Training For Just $49.99!
> 1,500+ hours of tutorials including VisualStudio 2012, Windows 8, SharePoint
> 2013, SQL 2012, MVC 4, more. BEST VALUE: New Multi-Library Power Pack includes
> Mobile, Cloud, Java, and UX Design. Lowest price ever! Ends 9/20/13.
> http://pubads.g.doubleclick.net/gampad/clk?id=58041151&iu=/4140/ostg.clktrk
> _______________________________________________
> Flashforth-devel mailing list
> Fla...@li...
> https://lists.sourceforge.net/lists/listinfo/flashforth-devel
>

Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

From: Herman A. <exp...@vn...> - 2013-09-16 21:56:13

Hi Mike

I have forgotten to write, I used olnly the tmr4 for ms, similarly then the tmr2 is used:

#ifdef MS_TMR4 ;******************************
	banksel	PIR5
        btfss   PIR5, TMR4IF, BANKED
        bra     irq_ms_end
        bcf     PIR5, TMR4IF, BANKED
        infsnz  ms_count, F, A
        incf    ms_count+1, F, A
#endif

BR
Attila

Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

From: Donald G. <dgo...@sb...> - 2013-09-20 18:54:46

I am new to FlashForth.

I want to use it on a dsPIC33FJ256MC710 device.

Has anyone done this before?

Care to share what you had to do to implement this?

Thanks,
Don


________________________________
 From: Mikael Nordman <mik...@pp...>
To: fla...@li... 
Sent: Monday, September 16, 2013 2:25 PM
Subject: Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips
 

Thanks Attila,
I'll make that update.
Did you also change the clock source for the timers ?

Apparently the use if internal clock for TMR3 is not the default in 
18f2xK22.

BR Mike

On 09/16/2013 10:52 PM, Herman Attila wrote:
> Hi Craig and Mike
>
> The 18FxxK22 controllers are good choice, because they have several nice features. (2UARTS, 64MHz, lot of timers ...)
> If you want to use them, you have to modify the ff18_usb.asm file. The main problem with the using uart, the RX enable incompatibility. These controllers use ansela, anselb, anselc, anseld instead of ansel, anselh. The new RX enable routine:
> ; RX enable
> #ifdef ANSELH
> #ifdef ANS11
>         bcf        ANSELH, ANS11, A ; Enable digital RB5 for RX
> #endif
> #endif
>
> #ifdef ANSELC
> #ifdef ANSC7
>         BANKSEL        ANSELC
>         bcf        ANSELC, ANSC7, BANKED   ; Enable digital RC7 for RX
> #endif
> #endif
>
>          movlw   b'10010000'
>          movwf   RCSTA, A
>          bsf     PIE1, RCIE, A
>
> You must use banked addressing, because anselc is out of range access bank!
>
> These controllers can run 64MHz with internal oscillator with PLL, but using this feature need a modification in FF. That's why the PLL enable in config bits is uneffective for the internal oscillator.
>
> #ifdef OSCCON
>          movlw   0x70            ; Use full internal OSC frequency
>          movwf   OSCCON, A
> #endif
> #ifdef PLL_EN            ; Activate PLL
>     movlw   0x40
>          movwf   OSCTUNE, A
> #endif
>
> To activate it, place the next line in 18f-main.cfg :
>
> #define PLL_EN    \ Activate PLL from SW
>
> I suggest to build this modifications in the FF.
>
> BR
> Attila Herman
>
>
>
>
> ------------------------------------------------------------------------------
> LIMITED TIME SALE - Full Year of Microsoft Training For Just $49.99!
> 1,500+ hours of tutorials including VisualStudio 2012, Windows 8, SharePoint
> 2013, SQL 2012, MVC 4, more. BEST VALUE: New Multi-Library Power Pack includes
> Mobile, Cloud, Java, and UX Design. Lowest price ever! Ends 9/20/13.
> http://pubads.g.doubleclick.net/gampad/clk?id=58041151&iu=/4140/ostg.clktrk
> _______________________________________________
> Flashforth-devel mailing list
> Fla...@li...
> https://lists.sourceforge.net/lists/listinfo/flashforth-devel
>


------------------------------------------------------------------------------
LIMITED TIME SALE - Full Year of Microsoft Training For Just $49.99!
1,500+ hours of tutorials including VisualStudio 2012, Windows 8, SharePoint
2013, SQL 2012, MVC 4, more. BEST VALUE: New Multi-Library Power Pack includes
Mobile, Cloud, Java, and UX Design. Lowest price ever! Ends 9/20/13. 
http://pubads.g.doubleclick.net/gampad/clk?id=58041151&iu=/4140/ostg.clktrk
_______________________________________________
Flashforth-devel mailing list
Fla...@li...
https://lists.sourceforge.net/lists/listinfo/flashforth-devel

Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips

From: Donald G. <dgo...@sb...> - 2013-09-20 19:09:54

I downloaded FF4.8 from Sourceforge.

Opened the workspace in MPlab 8.70.

Changed Config/Device to my dsPIC33FJ256MC710

Clicked: Build all.

Received a "Build Succeeded"

Wow, that was easy!

I will download the file to the device and test it out.

Thanks,
Don


________________________________
 From: Donald Golding <dgo...@sb...>
To: Mikael Nordman <mik...@pp...>; "fla...@li..." <fla...@li...> 
Sent: Friday, September 20, 2013 11:54 AM
Subject: Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips
 


I am new to FlashForth.

I want to use it on a dsPIC33FJ256MC710 device.

Has anyone done this before?

Care to share what you had to do to implement this?

Thanks,
Don


________________________________
 From: Mikael Nordman <mik...@pp...>
To: fla...@li... 
Sent: Monday, September 16, 2013 2:25 PM
Subject: Re: [Flashforth-devel] FF 3.8 onto newer PIC18FxxK22 chips
 

Thanks Attila,
I'll make that update.
Did you also change the clock source for the timers ?

Apparently the use if internal clock for TMR3 is not the default in 
18f2xK22.

BR Mike

On 09/16/2013 10:52 PM,
 Herman Attila wrote:
> Hi Craig and Mike
>
> The 18FxxK22 controllers are good choice, because they have several nice features. (2UARTS, 64MHz, lot of timers ...)
> If you want to use them, you have to modify the ff18_usb.asm file. The main problem with the using uart, the RX enable incompatibility. These controllers use ansela, anselb, anselc, anseld instead of ansel, anselh. The new RX enable routine:
> ; RX enable
> #ifdef ANSELH
> #ifdef ANS11
>         bcf        ANSELH, ANS11, A ; Enable digital RB5 for RX
> #endif
> #endif
>
> #ifdef ANSELC
> #ifdef ANSC7
>         BANKSEL        ANSELC
>         bcf        ANSELC, ANSC7, BANKED   ; Enable digital RC7 for RX
>
 #endif
> #endif
>
>          movlw   b'10010000'
>          movwf   RCSTA, A
>          bsf     PIE1, RCIE, A
>
> You must use banked addressing, because anselc is out of range access bank!
>
> These controllers can run 64MHz with internal oscillator with PLL, but using this feature need a modification in FF. That's why the PLL enable in config bits is uneffective for the internal oscillator.
>
> #ifdef OSCCON
>          movlw   0x70            ; Use full internal OSC frequency
>          movwf   OSCCON, A
> #endif
> #ifdef PLL_EN            ; Activate PLL
>     movlw   0x40
>       
   movwf   OSCTUNE, A
> #endif
>
> To activate it, place the next line in 18f-main.cfg :
>
> #define PLL_EN    \ Activate PLL from SW
>
> I suggest to build this modifications in the FF.
>
> BR
> Attila Herman
>
>
>
>
> ------------------------------------------------------------------------------
> LIMITED TIME SALE - Full Year of Microsoft Training For Just $49.99!
> 1,500+ hours of tutorials including VisualStudio 2012, Windows 8, SharePoint
> 2013, SQL 2012, MVC 4, more. BEST VALUE: New Multi-Library Power Pack includes
> Mobile, Cloud, Java, and UX Design. Lowest price ever! Ends 9/20/13.
> http://pubads.g.doubleclick.net/gampad/clk?id=58041151&iu=/4140/ostg.clktrk
>
 _______________________________________________
> Flashforth-devel mailing list
> Fla...@li...
> https://lists.sourceforge.net/lists/listinfo/flashforth-devel
>


------------------------------------------------------------------------------
LIMITED TIME SALE - Full Year of Microsoft Training For Just $49.99!
1,500+ hours of tutorials including VisualStudio 2012, Windows 8, SharePoint
2013, SQL 2012, MVC 4, more. BEST VALUE: New Multi-Library Power Pack includes
Mobile, Cloud, Java, and UX Design. Lowest price ever! Ends 9/20/13. 
http://pubads.g.doubleclick.net/gampad/clk?id=58041151&iu=/4140/ostg.clktrk
_______________________________________________
Flashforth-devel mailing list
Fla...@li...
https://lists.sourceforge.net/lists/listinfo/flashforth-devel