CPLD projects / Blog: Recent posts

I updated the SPI port. It can be connected to a 8080 or Z80 like processor.
I have redone the shift part to comply with the protocol here: https://en.wikipedia.org/wiki/Serial_Peripheral_Interface
It supports MSB/LSB first, CPOL, CPHA, 4 slave selects, and a prescaler which have divide by 1, 4, 10 or 40.
For a 4MHz clock divided by 1, SCK has a frequency of 2MHz.

A SPI doc.txt file is included in the tar ball for documentation.... read more