J-K Flip-Flop Not Working, Constructed of 2 And gates and 2 Nor gates
Brought to you by:
carlburch
My circuit a J-K Flip-Flop made of two Nor gates and two And gates does not work. I'm using version 2.7.1. Attached is a copy of the circuit. If simulation is disabled (both inputs being 0) and the reenabled the wires turn red indicating an error for most of the circuit. The wires after the input and and gates seem to work but nothing else. Additionally, if you turn the inputs on then when the clock triggers the wire after the and will also turn red.
Thanks so much for your help!
For reference here is a link about the circuit I'm trying to make: http://www.allaboutcircuits.com/vol_4/chpt_10/6.html
I am having the same bug. Slightly different design I tried from online but exact same results. In the case of the .circ saved here, I got it working by switching the NOR gates to 2-bit and reconnecting them but my gates are already 2-bit and I get the same E output on my circuit.
It appears this software has not been updated in 6 years. Is it dead?
[edit]My circuit is attached
[edit2] The 1st circuit provided for this bug stops working again if you trigger a race condition (both J and K set to 1 and the clock toggles...It can't be fixed from what I can see). My circuit accounts for that and it still won't get off an error condition.
The only way I can seem to fix it is to delete all gates w/ an error state output and re-insert them. Resetting the simulation does not work.
Last edit: rilian 2017-07-24