From: Stanislav S. <ssh...@us...> - 2007-08-23 16:47:53
|
Update of /cvsroot/bochs/bochs/disasm In directory sc8-pr-cvs3.sourceforge.net:/tmp/cvs-serv22370/disasm Modified Files: dis_tables.inc disasm.h opcodes.inc Log Message: implement prefetch hint opcodes Index: dis_tables.inc =================================================================== RCS file: /cvsroot/bochs/bochs/disasm/dis_tables.inc,v retrieving revision 1.15 retrieving revision 1.16 diff -u -d -r1.15 -r1.16 --- dis_tables.inc 19 Apr 2007 16:12:21 -0000 1.15 +++ dis_tables.inc 23 Aug 2007 16:47:51 -0000 1.16 @@ -1897,10 +1897,10 @@ /* 1 */ { 0, &Ia_prefetcht0 }, /* 2 */ { 0, &Ia_prefetcht1 }, /* 3 */ { 0, &Ia_prefetcht2 }, - /* 4 */ { 0, &Ia_Invalid }, - /* 5 */ { 0, &Ia_Invalid }, - /* 6 */ { 0, &Ia_Invalid }, - /* 7 */ { 0, &Ia_Invalid } + /* 4 */ { 0, &Ia_prefetch_hint }, + /* 5 */ { 0, &Ia_prefetch_hint }, + /* 6 */ { 0, &Ia_prefetch_hint }, + /* 7 */ { 0, &Ia_prefetch_hint } }; /* ************************************************************************ */ Index: disasm.h =================================================================== RCS file: /cvsroot/bochs/bochs/disasm/disasm.h,v retrieving revision 1.34 retrieving revision 1.35 diff -u -d -r1.34 -r1.35 --- disasm.h 19 Apr 2007 16:12:21 -0000 1.34 +++ disasm.h 23 Aug 2007 16:47:51 -0000 1.35 @@ -37,6 +37,7 @@ #define IA_SYSCALL_SYSRET 0x00020000 /* SYSCALL/SYSRET instruction */ #define IA_SYSENTER_SYSEXIT 0x00040000 /* SYSENTER/SYSEXIT instruction */ #define IA_VMX 0x00080000 /* VMX instruction */ +#define IA_UNDOCUMENTED 0x80000000 /* instruction undocumented */ /* general purpose bit register */ enum { Index: opcodes.inc =================================================================== RCS file: /cvsroot/bochs/bochs/disasm/opcodes.inc,v retrieving revision 1.12 retrieving revision 1.13 diff -u -d -r1.12 -r1.13 --- opcodes.inc 19 Apr 2007 16:12:21 -0000 1.12 +++ opcodes.inc 23 Aug 2007 16:47:51 -0000 1.13 @@ -1,1291 +1,1292 @@ -Ia_aaa = { "aaa", "aaa", XX, XX, XX, 0 }, -Ia_aad = { "aad", "aad", Ib, XX, XX, 0 }, -Ia_aam = { "aam", "aam", Ib, XX, XX, 0 }, -Ia_aas = { "aas", "aas", XX, XX, XX, 0 }, -Ia_adcb_AL_Ib = { "adc", "adcb", AL, Ib, XX, 0 }, -Ia_adcb_Eb_Gb = { "adc", "adcb", Eb, Gb, XX, 0 }, -Ia_adcb_Eb_Ib = { "adc", "adcb", Eb, Ib, XX, 0 }, -Ia_adcb_Gb_Eb = { "adc", "adcb", Gb, Eb, XX, 0 }, -Ia_adcl_EAX_Id = { "adc", "adcl", EAX, Id, XX, 0 }, -Ia_adcl_Ed_Gd = { "adc", "adcl", Ed, Gd, XX, 0 }, -Ia_adcl_Ed_Id = { "adc", "adcl", Ed, Id, XX, 0 }, [...2552 lines suppressed...] +Ia_xorb_Eb_Gb = { "xor", "xorb", Eb, Gb, XX, 0 }, +Ia_xorb_Eb_Ib = { "xor", "xorb", Eb, Ib, XX, 0 }, +Ia_xorb_Gb_Eb = { "xor", "xorb", Gb, Eb, XX, 0 }, +Ia_xorl_EAX_Id = { "xor", "xorl", EAX, Id, XX, 0 }, +Ia_xorl_Ed_Gd = { "xor", "xorl", Ed, Gd, XX, 0 }, +Ia_xorl_Ed_Id = { "xor", "xorl", Ed, Id, XX, 0 }, +Ia_xorl_Ed_sIb = { "xor", "xorl", Ed, sIbd, XX, 0 }, +Ia_xorl_Gd_Ed = { "xor", "xorl", Gd, Ed, XX, 0 }, +Ia_xorpd_Vpd_Wpd = { "xorpd", "xorpd", Vpd, Wpd, XX, IA_SSE2 }, +Ia_xorps_Vps_Wps = { "xorps", "xorps", Vps, Wps, XX, IA_SSE }, +Ia_xorq_Eq_Gq = { "xor", "xorq", Eq, Gq, XX, IA_X86_64 }, +Ia_xorq_Eq_sIb = { "xor", "xorq", Eq, sIbq, XX, IA_X86_64 }, +Ia_xorq_Eq_sId = { "xor", "xorq", Eq, sIdq, XX, IA_X86_64 }, +Ia_xorq_Gq_Eq = { "xor", "xorq", Gq, Eq, XX, IA_X86_64 }, +Ia_xorq_RAX_sId = { "xor", "xorq", RAX, sIdq, XX, IA_X86_64 }, +Ia_xorw_AX_Iw = { "xor", "xorw", AX, Iw, XX, 0 }, +Ia_xorw_Ew_Gw = { "xor", "xorw", Ew, Gw, XX, 0 }, +Ia_xorw_Ew_Iw = { "xor", "xorw", Ew, Iw, XX, 0 }, +Ia_xorw_Ew_sIb = { "xor", "xorw", Ew, sIbw, XX, 0 }, +Ia_xorw_Gw_Ew = { "xor", "xorw", Gw, Ew, XX, 0 }; |