You can subscribe to this list here.
2001 |
Jan
(23) |
Feb
(28) |
Mar
(27) |
Apr
(12) |
May
(16) |
Jun
(43) |
Jul
(96) |
Aug
(4) |
Sep
(2) |
Oct
(8) |
Nov
|
Dec
|
---|---|---|---|---|---|---|---|---|---|---|---|---|
2002 |
Jan
(35) |
Feb
(13) |
Mar
(37) |
Apr
(18) |
May
(30) |
Jun
(7) |
Jul
(7) |
Aug
|
Sep
(39) |
Oct
(34) |
Nov
(11) |
Dec
(8) |
2003 |
Jan
(11) |
Feb
(2) |
Mar
(68) |
Apr
(15) |
May
(16) |
Jun
(9) |
Jul
(4) |
Aug
(22) |
Sep
(56) |
Oct
(58) |
Nov
(88) |
Dec
(71) |
2004 |
Jan
(137) |
Feb
(39) |
Mar
|
Apr
(27) |
May
(89) |
Jun
(78) |
Jul
(28) |
Aug
|
Sep
(1) |
Oct
(2) |
Nov
(98) |
Dec
(69) |
2005 |
Jan
(57) |
Feb
(21) |
Mar
(76) |
Apr
(12) |
May
(28) |
Jun
(89) |
Jul
(53) |
Aug
(7) |
Sep
(5) |
Oct
(3) |
Nov
(69) |
Dec
(39) |
2006 |
Jan
(57) |
Feb
(19) |
Mar
(19) |
Apr
(45) |
May
(85) |
Jun
|
Jul
(75) |
Aug
(1) |
Sep
|
Oct
(1) |
Nov
|
Dec
|
2007 |
Jan
(54) |
Feb
(5) |
Mar
|
Apr
|
May
|
Jun
(31) |
Jul
(19) |
Aug
(1) |
Sep
|
Oct
|
Nov
(7) |
Dec
(13) |
2008 |
Jan
(63) |
Feb
(15) |
Mar
|
Apr
|
May
|
Jun
(8) |
Jul
(3) |
Aug
|
Sep
(1) |
Oct
(1) |
Nov
(1) |
Dec
(4) |
2009 |
Jan
(1) |
Feb
(10) |
Mar
(6) |
Apr
(6) |
May
|
Jun
|
Jul
(16) |
Aug
(59) |
Sep
(6) |
Oct
(5) |
Nov
(9) |
Dec
|
2010 |
Jan
|
Feb
(9) |
Mar
(4) |
Apr
(3) |
May
(1) |
Jun
|
Jul
(7) |
Aug
(6) |
Sep
(3) |
Oct
(11) |
Nov
(1) |
Dec
(4) |
2011 |
Jan
|
Feb
|
Mar
(4) |
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
|
Oct
|
Nov
|
Dec
(39) |
2012 |
Jan
(21) |
Feb
(3) |
Mar
(10) |
Apr
(16) |
May
|
Jun
(14) |
Jul
|
Aug
|
Sep
|
Oct
|
Nov
|
Dec
|
From: <cv...@ce...> - 2006-07-17 07:34:38
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/ppc by gbeauche Modified Files: ppc-jit.cpp Log Message: Fix for 32-bit x86, was generating setcc CC,%dh instead of %dl. i.e. force use of ecx & edx -- though it was fine in 64-bit mode, of course |
From: <cv...@ce...> - 2006-07-17 06:56:40
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: basic-dyngen.cpp basic-dyngen.hpp jit-cache.hpp Log Message: Use new code generator. The gain is only 10%, bottlenecks are elsewhere. Optimize Altivec vector splat instructions after Agner's guide. |
From: <cv...@ce...> - 2006-07-17 06:56:39
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/ppc by gbeauche Modified Files: ppc-cpu.hpp ppc-dyngen-ops.cpp ppc-dyngen.cpp ppc-dyngen.hpp ppc-jit.cpp ppc-jit.hpp ppc-translate.cpp Log Message: Use new code generator. The gain is only 10%, bottlenecks are elsewhere. Optimize Altivec vector splat instructions after Agner's guide. |
From: <cv...@ce...> - 2006-07-17 06:52:15
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit/amd64 by gbeauche Modified Files: dyngen-target-exec.h Log Message: Define global XMM registers for SIMD & FPU (64-bit mode) |
From: <cv...@ce...> - 2006-07-17 06:52:15
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: dyngen-exec.h Log Message: Define global XMM registers for SIMD & FPU (64-bit mode) |
From: <cv...@ce...> - 2006-07-17 06:52:15
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit/x86 by gbeauche Modified Files: dyngen-target-exec.h Log Message: Define global XMM registers for SIMD & FPU (64-bit mode) |
From: <cv...@ce...> - 2006-07-17 06:49:08
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit/x86 by gbeauche Added Files: jit-target-codegen.hpp Log Message: Add new code generator for testing purposes (i386, x86_64) -- It's to be used for mid-level optimizations |
From: <cv...@ce...> - 2006-07-17 06:49:08
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit/amd64 by gbeauche Added Files: jit-target-codegen.hpp Log Message: Add new code generator for testing purposes (i386, x86_64) -- It's to be used for mid-level optimizations |
From: <cv...@ce...> - 2006-07-17 06:49:08
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Added Files: jit-codegen.hpp Log Message: Add new code generator for testing purposes (i386, x86_64) -- It's to be used for mid-level optimizations |
From: <cv...@ce...> - 2006-07-17 06:47:00
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/ppc by gbeauche Modified Files: ppc-registers.hpp Log Message: Make VSCR an uint32, don't bother splitting it into NJ, SAT values since the gain is almost nil and actually hurts performance in JIT mode. |
From: <cv...@ce...> - 2006-07-17 04:07:44
|
Update of /home/cvs/cebix/BasiliskII/src/uae_cpu/compiler by gbeauche Modified Files: codegen_x86.h Log Message: Add LEALQmr, EMMS, SSE CMP and a series of new SSE opcodes (auto-generated) |
From: <cv...@ce...> - 2006-07-16 12:47:41
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/ppc by gbeauche Modified Files: ppc-cpu.hpp ppc-dyngen.cpp ppc-dyngen.hpp ppc-translate.cpp Added Files: ppc-jit.cpp ppc-jit.hpp Log Message: Prepare for new code generator and mid-level optimizations. |
From: <cv...@ce...> - 2006-07-16 12:47:41
|
Update of /home/cvs/cebix/SheepShaver/src/Unix by gbeauche Modified Files: Makefile.in configure.ac Log Message: Prepare for new code generator and mid-level optimizations. |
From: <cv...@ce...> - 2006-07-16 12:28:03
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/utils by gbeauche Added Files: utils-cpuinfo.cpp utils-cpuinfo.hpp utils-sentinel.hpp Log Message: Move processor capability information to utils-cpuinfo.[ch]hpp. Add new utils-sentinel.hpp for helper functions to be called at program initialization and termination. |
From: <cv...@ce...> - 2006-07-16 12:26:39
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/utils by gbeauche Log Message: Directory /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/utils added to the repository |
From: <cv...@ce...> - 2006-07-16 12:23:06
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/test by gbeauche Modified Files: test-powerpc.cpp Log Message: Fix for new code generator -- FIXME: backend macros should be enabled only in ppc-jit.cpp (e.g. define a new ENABLE_JIT_TARGET_ASM macro?) |
From: <cv...@ce...> - 2006-07-16 12:19:04
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: jit-cache.cpp Log Message: Remove obsolete code (HAVE_STATIC_DATA_EXEC). |
From: <cv...@ce...> - 2006-07-16 12:19:04
|
Update of /home/cvs/cebix/SheepShaver/src/Unix by gbeauche Modified Files: configure.ac Log Message: Remove obsolete code (HAVE_STATIC_DATA_EXEC). |
From: <cv...@ce...> - 2006-07-16 12:09:44
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: dyngen-exec.h Log Message: forgot to commit this __op_PARAM? change |
From: <cv...@ce...> - 2006-07-14 16:53:53
|
Update of /home/cvs/cebix/BasiliskII/src/uae_cpu/compiler by gbeauche Modified Files: codegen_x86.h Log Message: Add more SSE templates for new SheepShaver's code generator -- though it should be made independent of this file. |
From: <cv...@ce...> - 2006-07-14 09:09:17
|
Update of /home/cvs/cebix/BasiliskII/src/uae_cpu/compiler by gbeauche Modified Files: codegen_x86.h Log Message: Run-time assembler fixes: - Check for RIP register only in 64-bit mode - Add missing macros and arguments (BT*im) - MOVSWQ/MOVZWQ are 64-bit mode instructions only |
From: <cv...@ce...> - 2006-07-09 16:11:11
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/ppc by gbeauche Modified Files: ppc-translate.cpp Log Message: Fix debugging of generated code to include the block chainer trampoline. |
From: <cv...@ce...> - 2006-07-09 15:19:35
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: dyngen.c basic-dyngen-ops.cpp Log Message: Fix gen_op_invoke*() for 64-bit offsets on x86-64. Drop CPUPARAM since it's now cached to a host register. |
From: <cv...@ce...> - 2006-07-09 15:18:09
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: basic-dyngen.cpp basic-dyngen.hpp Log Message: Optimize alignment routine for x86 & x86_64. |
From: <cv...@ce...> - 2006-07-09 12:19:54
|
Update of /home/cvs/cebix/SheepShaver/src/kpx_cpu/src/cpu/jit by gbeauche Modified Files: basic-dyngen-ops.cpp Log Message: Some minor optimizations: xchg (unused), movdqa in sse2 code. |