vx-linux free download

5 projects for "vx-linux" with 2 filters applied:

Text Processing MinGW/MSYS2 Clear Filters & Widen Search

Earn up to 16% annual interest with Nexo.
Access competitive interest rates on your digital assets.

Generate interest, borrow against your crypto, and trade a range of cryptocurrencies — all in one platform. Geographic restrictions, eligibility, and terms apply.

Get started with Nexo.
Forever Free Full-Stack Observability | Grafana Cloud
Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.

Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.

Create free account
1

Ada Class Library

Ada Class Library - an object orientated library for Ada.

Text search and replace. Scripting (small tool programs). CGI scripts. Execution of external programs (incl. I/O redirection). Garbage Collection. Extendended Booch Components. CD-Recorder

Downloads: 56 This Week

Last Update: 2026-01-13
See Project
2

SciTECO

Advanced TECO dialect and interactive screen editor based on Scintilla

SciTECO is an interactive TECO dialect, similar to Video TECO. It also adds features from classic TECO-11, as well as unique new ideas. Project development takes place here: https://git.fmsbw.de/sciteco The download archive is mirrored at Sourceforge, but for nightly builds check out: https://sciteco.fmsbw.de/downloads/nightly/

1 Review

Downloads: 4 This Week

Last Update: 2026-04-20
See Project
3

Ltxshell

Shell for calling LaTeX and accompanying tools (dvi-viewer, dvips, ps-file-viewer, pdf-file-viewer) on Linux and Windows-systems

Downloads: 1 This Week

Last Update: 2024-06-20
See Project
4

SmGen

Verilog Finite State Machine (FSM) Code Generator

SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

Downloads: 0 This Week

Last Update: 2019-04-25
See Project
MongoDB Atlas runs apps anywhere
Deploy in 115+ regions with the modern database for every enterprise.

MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.

Start Free
5

Luna Editor

Write and edit your lua scripts in an easy way.

Write and edit your lua scripts in an easy way.

Downloads: 1 This Week

Last Update: 2022-01-14
See Project