text processing free download

6 projects for "text processing" with 2 filters applied:

Text Editors MinGW/MSYS2 Clear Filters & Widen Search

Fully Managed MySQL, PostgreSQL, and SQL Server
Automatic backups, patching, replication, and failover. Focus on your app, not your database.

Cloud SQL handles your database ops end to end, so you can focus on your app.

Try Free
Auth0 B2B Essentials: SSO, MFA, and RBAC Built In
Unlimited organizations, 3 enterprise SSO connections, role-based access control, and pro MFA included. Dev and prod tenants out of the box.

Auth0's B2B Essentials plan gives you everything you need to ship secure multi-tenant apps. Unlimited orgs, enterprise SSO, RBAC, audit log streaming, and higher auth and API limits included. Add on M2M tokens, enterprise MFA, or additional SSO connections as you scale.

Sign Up Free
1

Ada Class Library

Ada Class Library - an object orientated library for Ada.

Text search and replace. Scripting (small tool programs). CGI scripts. Execution of external programs (incl. I/O redirection). Garbage Collection. Extendended Booch Components. CD-Recorder

Downloads: 59 This Week

Last Update: 2026-01-13
See Project
2

Ltxshell

Shell for calling LaTeX and accompanying tools (dvi-viewer, dvips, ps-file-viewer, pdf-file-viewer) on Linux and Windows-systems

Downloads: 0 This Week

Last Update: 2024-06-20
See Project
3

SciTECO

Advanced TECO dialect and interactive screen editor based on Scintilla

SciTECO is an interactive TECO dialect, similar to Video TECO. It also adds features from classic TECO-11, as well as unique new ideas. Project development takes place here: https://git.fmsbw.de/sciteco The download archive is mirrored at Sourceforge, but for nightly builds check out: https://sciteco.fmsbw.de/downloads/nightly/

1 Review

Downloads: 3 This Week

Last Update: 2026-04-20
See Project
4

SmGen

Verilog Finite State Machine (FSM) Code Generator

SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

Downloads: 0 This Week

Last Update: 2019-04-25
See Project
Gemini 3 and 200+ AI Models on One Platform
Access Google's best plus Claude, Llama, and Gemma. Fine-tune and deploy from one console.

Build, govern, and optimize agents and models with Gemini Enterprise Agent Platform.

Start Free
5

Luna Editor

Write and edit your lua scripts in an easy way.

Write and edit your lua scripts in an easy way.

Downloads: 1 This Week

Last Update: 2022-01-14
See Project
6

Power C++

C and C++ IDE

English: Power C++ is an IDE for C++. Have suppor for C# files. This is a BETA version, which means that there is still work to be done. Español: Power C++ es un IDE para el lenguage de programación C++. Tiene soporte para archivos de C#. Esta es una versión BETA, lo que significa que aun falta trabajo por hacer.

Downloads: 0 This Week

Last Update: 2016-06-30
See Project