Search Results for "textronics design software"
Sort By:
Showing 21 open source projects for "textronics design software"
View related business solutions-
Veeam Data Platform v13.1Try Veeam Data Platform today. Experience the unified platform that's secure by design, portable by default, and proven to recover clean, fast, and anywhere.
-
Build Securely on Azure with Proven FrameworksMoving to the cloud brings new challenges. How can you manage a larger attack surface while ensuring great network performance? Turn to Fortinet’s Tested Reference Architectures, blueprints for designing and securing cloud environments built by cybersecurity experts. Learn more and explore use cases in this white paper.
-
1
Prokka
Rapid prokaryotic genome annotation
...Because it standardizes names, locus tags, and qualifiers, Prokka is often used as a baseline for comparative microbial genomics, pangenome studies, and functional profiling. Its modular design lets users plug in custom gene callers or databases, making it flexible for diverse research contexts. -
2
Bridge Designer and Contest
A national virtual bridge engineering contest for kids of all ages.
This version of Bridge Designer is deprecated. Release distribution binaries have been removed since 1 July 2026. The new ASCE Bridge Designer is a web app available at http://asce.org/bridge-designer. Please use and enjoy the new app! We thank all project supporters and users for decades of contributions. The new support channel is bridgedesignerteam@gmail.com The national contest is no longer active. Several regional contests exist worldwide. The new Bridge Designer includes tools... -
3
FullSSR
SSR detection and primer designing software
Traditional methods for isolation of microsatellites (SSRs) are often expensive and time consuming. Nowadays is easier and cheaper to obtain genomic data from next generation sequencing. Then, at least two software need to be applied in order to obtain SSR primers of SSR flanking sequences for PCR assays. Here we propose new software that allows the user to work with several sequences for PCR primer design in one step. -
4
DkIT Bridge Designer
Dundalk Institute of Technology Virtual Bridge Design Competition
The DkIT Bridge Designer will provide you with a realistic introduction to engineering through an authentic, hands-on design experience. This software provides you with the tools to model, test, and optimize a steel highway bridge, based on realistic specifications, constraints, and performance criteria. Supported by Dundalk Insititute of Technology and All-Island Funds, this is a virtual bridge designer that allows kids of all ages learn about engineering and compete with their classmates! -
Build Agents and Models on One PlatformGemini Enterprise Agent Platform is Google Cloud's comprehensive platform for developers to build, scale, govern, and optimize agents and models. Choose from Google's most advanced models and third-party models like Anthropic's Claude Model Family.
-
5
gputils is a collection of tools for Microchip PIC microcontrollers. Its goal is to be fully compatible with Microchip's tools, MPASM, MPLINK, and MPLIB.
-
6
DD Thought Tickler is a thinking process recorder. It is a kind of vector graphics editor and idea processor. It has new function not ever known. It records your thinking process, by memorizing every steps that you've operated on this tool.
-
7
CRISPR-offinder-v1-2
A CRISPR tool for user-defined protospacer adjacent motif
CRISPR/Cas system undoubtedly holds great potential for genome editing. Target site cleavage by CRISPR technology requires a protospacer adjacent motif (PAM) immediately downstream or upstream of the protospacer element to which the sgRNA binds. However, Cas9 from different types of bacteria or variant recognizes different PAM sequences. To meet the needs of different CRISPR system with specific and efficient sgRNA design, CRISPR-offinder was developed. Given an input FASTA file of the... -
8
PLP
Powerfull pre-processor
Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc) -
9
Automalator
State Dependency deconstructor and mapper for C source code.
Flowcharts not telling you what you want to know about some C source code? Try a State Dependency map! Every C source file is an implemention of a state machine. Implicit in the definition of a state machine is a network of dependencies between the states. The Automalator * deconstructs the C code into the core state machine * collates the transactions into the dependency net * generates a diagram-format file with the states and dependencies as the nodes and edges. ... -
One Monitoring Tool for IT, OT and Cloud | Free TrialModern infrastructure spans data centers, cloud platforms and factory floors, and every blind spot between them is a risk. PRTG supports SNMP, WMI, SSH and other standard protocols to monitor IT, OT and hybrid environments through one customizable dashboard. Build the views your team needs, from network health to application performance, without switching tools. Try PRTG free for 30 days now.
-
10
RPi-Monitor
Real time monitoring : RPi-Monitor always keep an eye on your computer
RPi-Monitor is a monitoring tool which keep an eye on your computer and can give you the current status and the history of resources usages in a nice looking and interactive web interface. RPi-Monitor is design to be light and powerful and doesn't relies on other software to run. It has been deigned to run on embedded device and consume very few system resources. -
11
Libraries, documentation, examples & drivers for Eagle Technology South Africa's Data Acquisition products. These include ISA, PCI, PCI Express, USB, Serial & Ethernet. Supported languages will be C/C++, JAVA, Perl, Python.
-
12
OptimizeSNP
Selects SNPs and samples with known genotypes for microarray design
Program apply linear programming to minimize the number of microarrays and hybridization experiments that need to be undertaken in order to cover most of the predicted expressed SNPs.Dependencies:. 1) mampl.exe must be in system PATH 2) CPLEX 12.2 must be installed. cplexamp.exe must be in system PATH mampl.exe can be obtained from any program containing AMPL. I obtained AMPL from trial version of MOSEK at http://www.mosek.com/. CPLEX 12.0 can be obtained from... -
13
This is the high throughput PCR primer design software that is used at the J. Craig Venter Institute. See: Li K, et al. "Novel computational methods for increasing PCR primer design effectiveness in directed sequencing". BMC Bioinformatics 2008, 9:191.
-
14
Mixed Analog/Digital Simulator framework - parser and elaborator for Verilog and Verilog-AMS, and an extended C++ (ParC - http://parallel.cc) to be used as the simulation engine.
-
15
This software collection is for a DNA sequencing laboratory. It is used to design closure/finishing reactions following a shotgun sequencing experiment. It requires a draft assembly composed of contigs and scaffolds.
-
16
unPIC is a Perl script that disassembles Microchip microcontroller's HEX files. This is a powerful tool for all reverse engeneers that creates a well understandable assembly source from a binary file. Creates xrefs, labels, subroutines and much more...
-
17
Design and develop Recommendation and Adaptive Prediction Engines to address eCommerce opportunities. Build a portfolio of engines by creating and porting algorithms from multiple disciplines to a usable form. Try to solve NetFlix and other challenges.
-
18
A Hardware/Software Co-Simulation package utilizing TCP/IP networking to allow C and Perl based development simulation environments using Verilog or SystemC hardware models.
-
19
Multilayered feed-forward neural network software written in C++. Backpropagation and RPROP are available as training algorithms. Design goals: speed of execution when calculating the output to new data, and quality of training (preprocessing: PCA).
-
20
a set of free tools and software aimed at design automation. SPICE ( NG-spice )MAGIC XCIRCUIT Main aim - to automate the layout of clock distribution on a chip, using rotary clock oscilation.
-
21
Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.
- Previous
- You're on page 1
- Next
