Search Results for "tcl-dev"
Sort By:
Showing 214 open source projects for "tcl-dev"
View related business solutions-
Cut Cloud Costs with Google Compute EngineSave on compute costs with Compute Engine. Reduce your batch jobs and workload bill 60-91% with Spot VMs. Compute Engine's committed use offers customers up to 70% savings through sustained use discounts. Plus, you get one free e2-micro VM monthly and $300 credit to start.
-
Cut Data Warehouse Costs up to 54% with BigQueryBigQuery delivers up to 54% lower TCO than cloud alternatives. Migrate from legacy or competing warehouses using free BigQuery Migration Service with automated SQL translation. Get serverless scale with no infrastructure to manage, compressed storage, and flexible pricing—pay per query or commit for deeper discounts. New customers get $300 in free credit.
-
1
Azure Quantum Development Kit
Azure Quantum Development Kit
Azure Quantum Development Kit, including the Q# programming language, resource estimator, and Quantum Katas. The playground is a small website that loads the Q# editor, compiler, samples, katas, and documentation for the standard library. It's a way to manually validate any changes you make to these components. The easiest way to develop in this repo is to use VS Code. When you open the project root, by default VS Code will recommend you install the extensions listed in... -
2
myFP2ESP32-Dev WiFi ASCOM Focuser
ASCOM-INDI ESP32-Dev Wifi focuser
An ESP32-Dev WiFi focuser. DIY or PCB designs. (c) Robert Brown 2014-2025, Holger M, 2019-2021. All rights reserved. Code or portions of code may not be copied or used without appropriate credit given to authors. Spreadsheet to calculate what stepper motor to use. https://sourceforge.net/projects/arduinoascomfocuserpro2diy/files/Documentation/Nema-Stepper-Motors.xlsx/download Spreadsheets to calculate CFZ https://sourceforge.net/projects/myfocuserpro2-esp32/files/CFZ%20Spreadsheets/CFZ%20Spreadsheets.zip/download Focuser Basics Guide (PDF) - shows how to derive the correct motor requirements for your system (mandatory reading) https://sourceforge.net/projects/myfocuserpro2-esp32/files/Documentation/Focuser%20Basics.pdf/download https://youtu.be/90KeSspN3e0 -
3
Ham Radio Control Libraries
Library to control radio transceivers and receivers
The Hamlib project's purpose is to develop flexible and portable shared libraries that offer a standardized API to control any radio oriented equipment through a computer interface. -
4
Tkgames is a site for games written using the powerful tcl/tk language. These include my original tesselation puzzle Polypuzzle, and recent additions Hearts, Spider, Yahtzee and the tooo addictive, Tktk.
-
Our Free Plans just got better! | Auth0You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
-
5
AudeLA is a TCL extension aimed at providing amateur astronomers with image processing, telescope controling, ccd camera driving, and various astronomical algorithms. Web site : https://sourceforge.net/p/audela/wiki/fr_accueil Web site : https://sourceforge.net/p/audela/wiki/en_welcome
-
6
Linux GPIB Support
Linux GPIB Driver package (source)
The Linux GPIB Package is a support package for GPIB (IEEE 488.2) hardware. The package contains a development environment consisting of a GPIB library written in C, kernel driver modules, and bindings for several other languages. -
7
Maxima -- GPL CAS based on DOE-MACSYMA
Computer Algebra System written in Common Lisp
Maxima is a computer algebra system comparable to commercial systems like Mathematica and Maple. It emphasizes symbolic mathematical computation: algebra, trigonometry, calculus, and much more. For example, Maxima solves x^2-r*x-s^2-r*s=0, giving the symbolic results [x=r+s, x=-s]. It can also calculate with exact integers and fractions, native floating-point, and high-precision big floats. Maxima has user-friendly front-ends, an online manual, plotting commands, and numerical... -
8
The Pure Data (short Pd) project on SourceForge unifies the extensions (or externals) written for the Pure Data Graphical Computer Music System written by Miller Puckette with contributions from many others.
-
9
-
MongoDB Atlas runs apps anywhereMongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
-
10
...Please provide the following reference in your work if you are using SAGA: Conrad, O., Bechtel, B., Bock, M., Dietrich, H., Fischer, E., Gerlitz, L., Wehberg, J., Wichmann, V., and Boehner, J. (2015): System for Automated Geoscientific Analyses (SAGA) v. 2.1.4. Geosci. Model Dev., 8, 1991-2007, https://doi.org/10.5194/gmd-8-1991-2015. For more information visit the project homepage and the wiki.
-
11
SaVi satellite constellation visualizer
Earth orbits and satellite coverage display in 3D on your laptop.
SaVi - simulate Starlink, Iridium, Globalstar, O3b, GPS, Galileo and other satellite constellations, modify them, or design your own. Requires Tcl/Tk and Unix libraries; 3D viewing option requires Geomview running on X Window. -
12
IP-XACT 2009/2014 Platform
Smart GUI/Commandline tools to create IP-XACT( 2009/2014) files
...One can create IP-XACT Component, Design or Registers by importing Ip in System Verilog/Verilog-95/VHDL, instantiate Bus Interfaces with proper port maps and attributes as needed. Smart GUI to create IP-XACT Registers, Memory Maps, Address Blocks for IP- has feature to import XLS or Verilog . It has Tcl/Python API support. ipxact2verilog - Generate Verilog module from IP-XACT definition ipxact2vhdlentity - Generate VHDL entity from IP-XACT Component definition verilog2ipxact - Generates IP-XACT definition from Verilog modules vhdl2ipxact - Generates IP-XACT definition from VHDL source ipxactcoherencycheckerverilog / ipxactcoherencycheckervhdl - Validates IP-XACT Component definition with RTL validateipxact - IP-XACT Linting tool -
13
BRL-CAD
Open Source Solid Modeling CAD
BRL-CAD is a powerful cross-platform constructive solid geometry solid modeling system that includes an interactive geometry editor, ray-tracing for rendering & geometric analyses, network distributed framebuffer support, image & signal-processing tools. -
14
Free Parsers for Liberty UPF SDC VCD
Free Liberty, UPF, SDC and VCD Parsers with Python, Java and Tcl APIs
-
15
The Huygens Remote Manager is an open-source, efficient, multi-user web-based interface to the Huygens software by Scientific Volume Imaging (http://www.svi.nl/) for parallel batch deconvolutions.
-
16
XSCHEM
Schematic circuit editor for VLSI and Mixed mode circuit simulation.
Xschem is a schematic capture program, it allows to create a hierarchical representation of circuits with a top down approach . By focusing on interconnections, hierarchy and properties a complex system (IC) can be described in terms of simpler building blocks. A VHDL, Verilog or Spice netlist can be generated from the drawn schematic, allowing the simulation of the circuit. Key feature of the program is its drawing engine written in C and using directly the Xlib drawing primitives; this... -
17
Baya - SoC Integration Platform
Best in class SoC Integration Platform, IP-XACT, Verilog VHDL, UPF
1. Comes with 200+ high level Tcl commands around SoC platform assembly 2. Easy to start - use the verilog2baya tool to convert existing SoC/SS into Baya 3. Adhoc and Interface based connections 4. Autoconnections 5. Rule based connections between component ports 6. A variety of SoC integration Methodologies 6.a. XLS/CSV Based connections 6.b. Port-to-Port Adhoc connections 6.c. -
18
VirtualSatellite
Virtual Satellite
...Today, there are already various different versions: - Virtual Satellite 4 - Core is the entry point to start developing and the basis for all other versions - Virtual Satellite 4 - CEF is a specialized version for the use in our Concurrent Engineering Facility - Virtual Satellite 4 - FDIR is a research version for Failure Detection, Isolation and Recovery - Virtual Satellite 4 - DEV IDE is a spezial Eclipse IDE for easy and fast VIrtual Satellite development. This project contains the deployed artefacts from the Virtual Satellite Eco-System. Donwnloads for Virtual Satellite 4 Core are also provided. The artefacts contain p2 builds for: - Daily development builds - Regular integration builds - Specific release builds -
19
SimPET
A web platform for the MC simulation of realistic brain PET data
...Currently the platform incorporates MC models for the GE Advance, GE Discovery ST and Siemens mCT. More models are on the way. You can also access all the previously simulated datasets from the dev team to test your quantification pipeline (Files section in this page). This project is an open collaboration between IDIS (www.idisantiago.es), Qubiotech (www.qubiotech.es), and FGUMA (www.fguma.es). -
20
EcoLab is a C++ based Agent Based Modelling system, with emphasis on high performance computing for scaling to large simulations.
-
21
Proximus for Ryzen AI
Runtime extension of Proximus enabling Deployment on AMD Ryzen™ AI
This project extends the Proximus development environment to support deployment of AI workloads on next-generation AMD Ryzen™ AI processors, such as the Ryzen™ AI 7 PRO 7840U featured in the Lenovo ThinkPad T14s Gen 4 ,one of the first true AI PCs with an onboard Neural Processing Unit (NPU) capable of 16 TOPS (trillion operations per second). Originally designed for use with Windows 11 Pro, this runtime was further enhanced to work under Linux environments, allowing developers and... -
22
-
23
gVirtualXRay
Virtual X-Ray Imaging Library on GPU
...It is implemented on the graphics processing unit (GPU) using the OpenGL Shading Language (GLSL). SimpleGVXR is a smaller library build on the top of gVirtualXRay. It provides wrappers to Python, R, Ruby, Tcl, C#, Java, and GNU Octave. -
24
System Verilog Parser IEEE 1800 LRM
IEEE LRM compliant System Verilog Parser in Java with Python, Tcl API
This parser has been developed to help users to implement their Verilog tool/utility on the top this library. It reads RTL and populates its internal data structures. There are APIs to extract the design information from the database, there are APIs to elaborate every element of the design along with basic expression evaluation capabilities. It has been bundled as an executable JAR file along with a sample application which reads a RTL file(s), elaborates and dumps it back to show the... -
25
Free VHDL Parser with Java, Python and T
IEEE VHDL-93 LRM supported parser implemented in Java, APIs Python/Tcl
This parser has been developed for those who wants to develop his/her own tool around VHDL RTL. Only synthesizable subset of VHDL is supported and it may not work for machine/tool generated VHDL files. This parser has been developed in Java in order to make it platform independent. It reads RTL and populates its internal object model. There are APIs to extract the design information from the database, APIs to elaborate the design along with expression evaluation capabilities. This tool has...
