Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.
Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
The Sampa library is a comprehensive C++ library and lua toolset to simulate and analyze system on chip architectures through fast cycle accurate transactional level simulation. Tags: ESL, SoC, NoC, TLM, interconnect, IP, SystemC. More on sampalib.org
Web electronic design automation native applications. A set of tools which provides in-browser ability to manipulate data produced by any of gEDA applications.
Java Decision Diagrams (BDD) libraries: JDD and JBDD
This project has been moved to bitbucket.org:
- https://bitbucket.org/vahidi/jbdd/wiki/Home
- https://bitbucket.org/vahidi/jdd/wiki/Home
It includes two libraries for working with decision diagrams:
- JBDD: a Java interface to two popular BDD libraries, CUDD and BuDDy
- JDD: a native Java library supporting BDD, Z-BDD
Auth0 Token Vault handles secure token storage, exchange, and refresh for external providers so you don't have to build it yourself.
Rolling your own OAuth token storage can be a security liability. Token Vault securely stores access and refresh tokens from federated providers and handles exchange and renewal automatically. Connected accounts, refresh exchange, and privileged worker flows included.
For electronics engineers, when using open source EDA tools, one of big challenge is component schematic symbols and footprints. If you are creating footprints for component with more than 100 pins, it becomes very time consuming and challenging to create error free footprints. Here is a simple program to create footprints for open source EDA kicad. The idea is to describe footprint in .csv format and convert .csv to kicad footprint format.
Differential-algebraic simulator in python. Process and control systems are modelled w/ bloc diagrams. It allows algebraic loops, has an automatic steady-state computation, detects singular systems, and uses variable time-step transient integration.
Modelio-Open is a project hosting a set of open source extensions (SoaML, SysML and UML Testing Profile) for a previous version (1.2) of the Modelio Free tool .
Currently, the lastest version (2.x) of Modelio modeling and generation tool is available at http://modelio.org/downloads/download-modelio.html. All extensions are downloadable at http://forge.modelio.org/projects.
Streamline Azure Security with Palo Alto Networks VM-Series
Centrally manage physical and virtualized firewalls with Panorama
Improve your security posture and reduce incident response time. Use the VM-Series to natively analyze Azure traffic and dynamically drive policy updates based on workload changes.
Create the open-source algorithm for the EDA, it has released two products, GVeri- a code editor embeded compiler to design hardware, mini-router - a LEA algorithm for routing.
naga EDA devotes to provide useful electronic design tools in C++ and, especially, Python. The current release contains naga.Verilog, a Verilog parser. Please visit project homepage http://naga-eda.org for more information
This tool compares Value Change Dump files, which is useful for regression testing of Verilog models. VCD files are dumpfiles generated by EDA logic simulation tools.
FpgaC compiles a subset of the C language to net lists which can be imported into an FPGA vendors tool chains. C provides an excellent alternative to VHDL/Verilog for algorithmic expression of FPGA reconfigurable computing tasks. More info in wiki.
vcd2svg can parse Value Change Dump (VCD) files and draw an impulse diagram using Scalable Vector Graphics (SVG). It works together with the GHDL open-source simulator.
Framework for the Analysis and Modification of EDIF netlists (FAME) is a C++ framework, developed at Politecnico di Torino, aimed at automating the analysis and modification of complex circuit netlists described in the standard EDIF 2.0.0 language.
This is a Traffic Light with capability of controlling 4 sets of Lamps and Passengers light with one Counter and LCD for displaying the Time for every set of red light.
ChronoSVG generates a timing diagram, as used in electrical devices documentations, from a simple and intuitive ASCII source file. The output file is in SVG format, and makes use of CSS to defer the styling details to presentation time.
ECL is a system-level specification language for HW/SW designs and is based on Esterel and C.
The ECL compiler parses ECL, writes Esterel and C, and uses the Esterel compiler to produce an implementation.
Originally developed at Cadence Berkeley Labs.
Interactive viewer for ngspice raw files. Provide interface to view analog waveforms, results of ngspice simulator. Allows printing, saving as image, copy to clipboard. Uses wxWidget, but heavily tailored to UNIX OS. Tested on Ubuntu 10.04
'atlc' is a CAD package used for analysing and desiging electrical transmission lines of arbitrary cross section. Also for the design of directonal couplers. Some parts are CPU intensive, so multiple CPUs are supported.