Build VMs, containers, AI, databases, storage—all in one place.
Start your project in minutes. After credits run out, 20+ products include free monthly usage. Only pay when you're ready to scale.
Get Started
Full-stack observability with actually useful AI | Grafana Cloud
Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.
Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
openDLX is a DLX/MIPS ISA compatible pipeline simulator.
(Visit https://github.com/smetzlaff/openDLX for the latest development version or if You want to contribute.)
ParallelSim is a parallel processorsimulator written in java.
ParallelSim is a parallel processorsimulator written in Java which shows the effect of increasing the workload keeping the number of processing elements constant in one simulation. The number of processors is scalable and can be increased in subsequent iterations of simulation. The parameters like initial load, load offset, number of processors are declared as constants and can be changed directly in the source code to emulate different scenarios.
A graphical simulator for the LC3 processor, concentrating on the micro-architecture level.
The processor is thoroughly described in "Introduction to Computing Systems: From Bits & Gates to C & Beyond" by Yale Patt and Sanjay Patel (ISBN-0-07-246750-9
JPACS, Java Processor and Cache Simulator, was developed to give a simple and clear tool to simulate a processor with a complete associative memory cache at ISA level, using direct memory access or using a program written in assembly.
UTBlazer is a multiprocessor platform simulator developed in Java based on the Xilinx MicroBlaze processor and FPGA design platform. This system simulator is a back-annotated cycle-accurate functional emulator in fact.
A Java based simulator for the LC-3 16bit processor used in several CSS classes.
(specifically in the book "Introduction to Computing Systems: From Bits and Gates to C and Beyond" (2nd Ed)
Moved to GitHub