Search Results for "clock"
Sort By:
Showing 2 open source projects for "clock"
View related business solutions-
Fully Managed MySQL, PostgreSQL, and SQL ServerCloud SQL handles your database ops end to end, so you can focus on your app.
-
$300 in Free Credit Towards Top Cloud ServicesStart your project in minutes. After credits run out, 20+ products include free monthly usage. Only pay when you're ready to scale.
-
1
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
2
Microcontroller (AVR) based standalone digital light controllers ("dimmers"). The "Diamond" series supports 20 channels (TRIAC, FET, 0-10V, relay) with automatic fading, 20 scenes, 21 timers, IR remote, LCD, DMX-512 interface, global standby & more.
- Previous
- You're on page 1
- Next
