Search Results for "cairo-clock"
Sort By:
Showing 2 open source projects for "cairo-clock"
View related business solutions-
Stop Cyber Threats with VM-Series Next-Gen Firewall on AzureGain integrated visibility across all traffic in a single pass. Deploy Palo Alto Networks VM-Series to determine application identity and content while automating security policy updates via rich APIs.
-
Build Agents and Models on One PlatformGemini Enterprise Agent Platform is Google Cloud's comprehensive platform for developers to build, scale, govern, and optimize agents and models. Choose from Google's most advanced models and third-party models like Anthropic's Claude Model Family.
-
1
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
2
Microcontroller (AVR) based standalone digital light controllers ("dimmers"). The "Diamond" series supports 20 channels (TRIAC, FET, 0-10V, relay) with automatic fading, 20 scenes, 21 timers, IR remote, LCD, DMX-512 interface, global standby & more.
- Previous
- You're on page 1
- Next
