Search Results for ".net code generator"
Sort By:
Showing 5 open source projects for ".net code generator"
View related business solutions-
Cut Data Warehouse Costs by 54%BigQuery delivers 54% lower TCO with exabyte scale and flexible pricing. Free migration tools handle the SQL translation automatically.
-
Earn up to 16% annual interest with Nexo.Generate interest, borrow against your crypto, and trade a range of cryptocurrencies — all in one platform. Geographic restrictions, eligibility, and terms apply.
-
1
Open Source Cartridge Reader
A shield for the Arduino Mega that can back up video game cartridges
...Supported cartridge types so far, LoRom, HiRom, ExHiRom, DSP, SuperFX, SuperFX2, SDD1, CX4, SPC7110, SA1 (last two chips need Adafruit Clock Generator). Reads and writes SNES Satellaview 8M Memory packs (BS-X cartridge and Adafruit Clock Generator needed). Reads and writes Nintendo Power Super Famicom Memory Flash Cartridges (needs Adafruit Clock Generator for best result). -
2
COBOL copybook to XML converter
Converts cobol copybooks to Xml/Java objects
CB2XML (CopyBook to XML) is a COBOL CopyBook to XML converter written in Java and based on the SableCC parser generator. This project includes utilities to convert an XML instance file into its COBOL copybook equivalent string buffer and vice versa. Source is now available in GitHub: https://github.com/bmTas/cb2xml -
3
DarkLight Cover/Calibrator
DIY project to build a cover, flat panel or combo flip-flat panel
The DarkLight Cover/Calibrator (DLC) is a DIY project to build a motorized telescope cover, flat panel, or a combination flip-flat system. Its modular design supports various setups: a 12V light panel without a servo for a wall-mounted calibration panel, a servo-only cover for sky flats, or both integrated into a flip-flat mechanism. The DLC also includes optional dew heating to reduce extra equipment and cabling. With available drivers, it works with ASCOM or INDI. We’re excited to... -
4
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
Paessler: Easy to Use With Enterprise Power. Free TrialYou shouldn't have to choose between a monitoring tool that's easy to use and one that's powerful enough for a complex environment. PRTG's low-code interface lets any admin build dashboards, set alerts and monitor devices without scripting, while custom sensors and full API access are there when your team needs deeper control. One platform, no compromise. Download a free 30-day trial now.
-
5
Help port the tulip driver from free/net/openbsd to Darwin OS. So far the driver is written to the ADMtek 985 clone chipset and the PNIC 82c169 chipset. Due to IOKit's object-oriented design, the code can be easily subclassed to support new chipsets.
- Previous
- You're on page 1
- Next
