Search Results for "verilog code"
Sort By:
Showing 2 open source projects for "verilog code"
View related business solutions-
Desktop and Mobile Device Management SoftwareDesktop Central is a unified endpoint management (UEM) solution that helps in managing servers, laptops, desktops, smartphones, and tablets from a central location.
-
Do not waste time with spreadsheetsAcuity PPM provides Senior Leaders and Project Management Teams (PMO's) with lightweight and easy-to-use software to manage the project portfolio. Acuity PPM helps you create and evaluate new project requests through prioritization, financial planning and resource management.
-
1
XLS
XLS: Accelerated HW Synthesis
XLS is an open-source toolkit for building high-level hardware with a modern compiler stack that spans from a functional DSL to optimized IR and hardware generation. At the front end, DSLX lets you describe algorithms with strong typing and familiar control flow while remaining synthesis-friendly. The compiler lowers DSLX into a rich intermediate representation, applies aggressive optimization and scheduling passes, and can either JIT the design for software simulation or emit Verilog for... -
2
Qfsm
A graphical Finite State Machine (FSM) designer.
A graphical tool for designing finite state machines and exporting them to Hardware Description Languages, such as VHDL, AHDL, Verilog, or Ragel/SMC files for C, C++, Objective-C, Java, Python, PHP, Perl, Lua code generation.
- Previous
- You're on page 1
- Next
