Showing 2 open source projects for "base"

View related business solutions
  • Our Free Plans just got better! | Auth0 Icon
    Our Free Plans just got better! | Auth0

    With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

    You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
    Try free now
  • User-friendly DAM and PIM in one marketing platform | Kontainer Icon
    User-friendly DAM and PIM in one marketing platform | Kontainer

    Improve ROI, save time and professionalize with Kontainer Digital Asset Management that enables brands to organize, tag, convert and distribute photos

    Improve ROI, save time and professionalize with Kontainer Digital Asset Management that enables brands to organize, tag, convert and distribute photos, videos, graphics, PDFs and templates that are easy to search and ready to share and integrate.
    Learn More
  • 1

    UniSIMD-assembler

    SIMD macro assembler unified for ARM, MIPS, PPC and x86

    UniSIMD assembler is a high-level C/C++ macro assembler framework unified across ARM, MIPS, POWER and x86 architectures. It establishes a subset of both BASE and SIMD instruction sets with clearly defined common API, so that application logic can be written and maintained in one place without code replication. The assembler itself isn't a separate tool, but rather a collection of C/C++ header files, which applications need to include directly in order to use. At present, Intel SSE/SSE2/SSE4 and AVX/AVX2/AVX-512 (32/64-bit x86 ISAs), ARMv7 NEON/NEONv2, ARMv8 AArch32 and AArch64 NEON, SVE (32/64-bit ARM ISAs), MIPS 32/64-bit r5/r6 MSA and POWER 32/64-bit VMX/VSX (little/big-endian ISAs) are mostly implemented (/w horizontal reductions) although scalar improvements, wider SIMD vectors with zeroing/merging predicates in 3/4-operand instructions are planned as extensions to current 2/3-operand SPMD-driven vertical SIMD ISA. ...
    Downloads: 4 This Week
    Last Update:
    See Project
  • 2
    RARS

    RARS

    RISC-V Assembler and Runtime Simulator

    RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs. Its primary goal is to be an effective development environment for people getting started with RISC-V.
    Downloads: 82 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next