SIMD macro assembler unified for ARM, MIPS, PPC and x86
...At present, Intel SSE/SSE2/SSE4 and AVX/AVX2/AVX-512 (32/64-bit x86 ISAs),
ARMv7 NEON/NEONv2, ARMv8 AArch32 and AArch64 NEON, SVE (32/64-bit ARM ISAs),
MIPS 32/64-bit r5/r6 MSA and POWER 32/64-bit VMX/VSX (little/big-endian ISAs)
are mostly implemented (/w horizontal reductions) although scalar improvements,
wider SIMD vectors with zeroing/merging predicates in 3/4-operand instructions
are planned as extensions to current 2/3-operand SPMD-driven vertical SIMD ISA.
See README file.
A small simulation of an experimental customized Cpu called FlexxCpu. A virtual Cpu whose assembly instructions have been strongly influenced by old cpus architecture (8080, 6809, z80, 68k, etc...)
Please support this project by donating to this fundraiser:
-------------------------------------------
Give birth to new travel bicycles!!!
https://gofund.me/2201d2a4
-------------------------------------------